

# **European Master in Radiation and its Effects on Microelectronics and Photonics Technologies (RADMEP)**

**Cohort 2022-2024**

# **TIME INTERLEAVED SAR ADC**

Master Thesis Report

# **Presented by**

Muhammad Zeeshan

# **In collaboration with**

NXP Semiconductors, France

# **Defended at**

University Jean Monnet

9th September 2024

Academic Supervisor(s): Prof. Paul Leroux, KU Leuven Prof. Frédéric Saigné, University of Montpellier Host Supervisor: Eng. Stéphane Le Tual, NXP Semiconductors Eng. Yann Carminati, NXP Semiconductors

Jury Committee: Prof. Paul Leroux, KU Leuven Prof. Sylvain Girard, University Jean Monnet Prof. Frédéric Saigné, University of Montpellier Dr. Arto Javanainen, University of Jyväskylä











# **Acknowledgements**

<span id="page-2-0"></span>In the name of Allah, the most merciful and worthy of all praises who gave me the strength, perseverance and knowledge to successfully complete my master's thesis. The project appears in its present form due to assistance of many people, to whom I am ever grateful.

I am extremely thankful to my family for their constant support and encouragement; no combination of words would do the justice explaining their role in my life. Their unlimited support, encouragement and love have always inspired me to pursue my goals. Their sacrifices and efforts are unpayable, and I am truly indebted to them.

I owe immense gratitude and respect to my esteemed supervisors at NXP Semiconductors, **Stéphane Le Tual** and **Yann Carminati.** Your deep expertise of the subject and ability in offering clear and constructive feedback has always been immensely valuable to me. This endeavour would not have been possible without your confidence and trust in me, your consultation and precious advice helped me a lot during this tedious journey. It was honor working under your competent supervision. Your dedication to excellence and willingness to share your vast knowledge has significantly enriched my experience at NXP. Your mentorship has not only sharpened my academic and research skills but has also significantly influenced my professional development.

My sincere appreciation goes to Professor **Paul Leroux** from KU Leuven for his timely guidance, suggestions and insightful feedback which greatly improved the quality of my work. A special thanks to Professor **Frédéric Saigné** from University of Montpellier who consistently monitored my progress.

In addition, I am thankful to the RADMEP Master program for offering a remarkable academic framework and all the essential resources that facilitated my thesis.

Lastly, I really appreciate my friends, colleagues and staff of RADMEP program and NXP Semiconductors for their continuous support throughout this journey. Without their support and help, it would not have been possible.

# **Abstract**

<span id="page-3-0"></span>Several ADC architectures are found to exist such as Successive Approximation Register, pipeline, sigma-delta, flash etc. The choice of these architectures depends on the required sampling frequency and resolution of the application. ADCs are known to be an essential interface between the analog world and digital computer data. Due to this key function, ADC circuits have been thoroughly studied for over 4 decades, addressing numerous associated challenges. However, a new type of ADCs has recently emerged, capturing significant attention. These are high-speed time-interleaved ADCs (TI ADCs), typically ranging from 1 GS/s to over 50 GS/s, generally fabricated using CMOS process with low to medium resolution ranging from 6 to 12 bits. Even though, these ADCs can be utilized in high-speed electronic measurement devices and radar systems, their latest emphasis is driven by the next generation 100 Gbps/500 Gbps fiber optic transceivers. These transceivers use high speed ADCs and DSPs (Digital-Signal-Processors) to achieve ultra-fast data communication across long-haul networks (connecting cities, oceans and continents), metro networks (connecting enterprises within metropolitan regions) and data centers (interconnecting infrastructure within data centers). Owing to its outstanding power efficiency, the TI SAR ADC has been known as a preferred solution at such high sampling rates. However, this architecture encounters challenges associated with channel mismatches. The three major categories of mismatches include an offset mismatch, gain and a timing mismatch. The initial part of this thesis focuses on developing a MATLAB model to analyze the inherent mismatches found in time interleaved ADCs, which can adversely affect their overall performance. The MATLAB model plays a vital role for simulating these mismatches, offering valuable understanding about their effect on the overall functionality of time-interleaved ADCs. As technology evolves and the system requirements become more demanding, the highspeed ADCs are constantly pushed to their performance limits. A major challenge in ADC design encountered in wearable computing machines is that they need ultra-low power consumption combined with increasing the sampling rate demands of modern communication systems. After operational amplifiers, comparators are recognized to be the second most commonly used electronic component and play a significant part in ADCs by sampling and transforming input signals into digital equivalents. The speed of ADCs depends on a comparator's decision-making response time. Ultra-deep submicron (UDSM) CMOS technology introduces additional complications since devices are required to be operational at lower supply voltages. In contrast, threshold voltages have not scaled down proportionally. As a result, designing high-speed, low power and low noise comparators becomes exceptionally problematic, specifically under low voltage conditions. Additionally, a limited common-mode input range occurs from the low-voltage operation, which is vital for maintaining the effective performance of high-speed ADC architectures. As compared to typical comparators, dynamic comparators are remarkably more power-efficient. There are diverse architectures for dynamic comparators. The primary focus of this thesis will be the high-speed, lowpower Strong-Arm Latch comparator for Time-Interleaved SAR ADCs. Initially, the Strong-Arm Latch Comparator was simulated (RC Extracted) using 28-nm bulk CMOS and was then ported to 22-nm FD-SOI technology. A layout was subsequently carried out in this 22-nm FD-SOI technology. An inclusive comparison (RC Extracted) was then

conducted between these two versions and numerous existing comparators. A Figure of Merit (FOM) was computed to facilitate this comparison, and the Strong-Arm Latch Comparator was evaluated based on its speed, noise and energy per cycle.

# **Table of Contents**

<span id="page-5-0"></span>



# **List of Figures**

<span id="page-7-0"></span>



# **List Of Tables**

<span id="page-9-0"></span>

# **Abbreviations and Symbols**

<span id="page-10-0"></span>

# **Chapter 1: Overview**

#### <span id="page-12-1"></span><span id="page-12-0"></span>**1.1 Motivation**

Currently, analog-to-digital converters (ADCs) play a vital role in governing the performance of communication systems. For achieving the advanced communication standards, rapid, high-resolution, and power efficient ADCs are required. Consequently, the measurement industry has observed a growing demand for sampling systems that can offer high-speed and resolution [1]. Current ADC technologies mainly operate on their limits and cannot be notably pushed further, because of a substantial increase in the design difficulties which occur due to advancements of IC technologies to deep submicron. Nevertheless, the higher component density within digital circuits enables the use of additional chip area with only minimal extra costs [2]. A viable approach to address such performance limits is the use of parallelism. In this process, data from the analog input signal is divided into various parallel channels, followed by their independent conversion and ultimately recombination into a single digital output signal. In theory, Papoulis' Generalized Sampling Expansion (GSE) [3] outlines several techniques about splitting the data of the input signal. But practically, among the limited parallel multi-channel sampling structures that have been extensively investigated, time-interleaved structure emerges as one of the most promising ones. In a Time-Interleaved ADC system having M parallel channels, each channel takes a single sample alternately, such that there is no need for its sampling frequency to comply with the Nyquist Criterion. But the combination of all the individual samples into one sequence in the digital domain results in a sampling frequency satisfying the Nyquist criterion. Thus, an ideal time-interleaved ADC (TI-ADC) with M channels for sampling is equivalent to an ideal ADC having an M times higher sampling rate. The channels in the TI-ADC can incorporate various converter technologies for obtaining low-power and fast ADCs or fast and high-resolution ADCs [4].

There are numerous fields where TI ADC architectures find extensive applications for example Medical Imaging, Wireless communication systems, Test and Measurement equipment (Oscilloscopes), Digital cameras and Imaging systems, Automotive Radars, optical transceivers, Smartphones and tablets [5]. Figure 1 indicates the ADCs Walden figure of merit presented at the ISSCC and VLSI Symposium [5]. A typical Walden figure of merit is given as [6]

$$
FOM_W = \frac{P}{f_s \cdot 2^{ENOB}}
$$
\n
$$
\tag{1.1}
$$

Here  $f_s$  corresponds to the sampling frequency, P is the power while ENOB indicates the effective number of bits, which can be formulated as:

$$
ENOB = \frac{SNDR - 1.76}{6.02} \tag{1.2}
$$



<span id="page-13-1"></span>Figure 1 : Figure of merit data of all the ADCs reported at ISSCC and VLSI Symposium over the period 1997- 2023 [5]

It can be seen from the plot that depending on the required speed and performance characteristics, different architectures of ADC have been chosen for various applications. ADCs operating at multi-giga sample /second having moderate resolution are extensively used in high-performance radar/lidar sensing system as well as electronic/optical link.



<span id="page-13-2"></span>Figure 2 : SNDR of all the ADCs reported at ISSCC and VLSI Symposium over the period 1997 to  $2021 [5]$ 

# <span id="page-13-0"></span>**1.2 Objectives of the study**

This research targets three main objectives. Firstly, to develop a MATLAB model that can simulate channel mismatches (offset, skew, gain) and analyze how they impact the overall functionality of the Time-Interleaved ADCs. Secondly, carrying out the comparison of 28-nm CMOS BULK and 22-nm CMOS FD-SOI for a single transistor. The third objective is to simulate (RC Extracted) a strong-arm latch comparator across these two technologies, development of the layout design for the comparator in 22-nm CMOS FD-SOI technology and its evaluation against existing high-speed, low-power comparators.

TIME INTERLEAVED SAR ADC

### <span id="page-14-0"></span>**1.3 Thesis Structure**

The thesis is organized as below.

In the second chapter, complications associated with time-interleaved ADCs are described, a commonly adopted technique for increasing ADC systems' sampling rate. The chapter includes development of a MATLAB model for systematic analysis of impairments/mismatches present in time-interleaved ADC systems and their effect on TI ADCs. Chapter three is based on a comprehensive analysis of two well-developed semiconductor technologies: first one is 28-nm CMOS BULK, and the other is 22-nm FD-SOI CMOS technology. This comparison examines the performance of a single transistor, with special emphasis on critical parameters such as transconductance  $(g_m)$ , output conductance (gds), gain, bandwidth, and gain-bandwidth product. By means of changing parameters as transistor width, length and current density, this study offers an in-depth evaluation of performance of each technology under different conditions. The fourth chapter focuses on simulating a low-power, high-speed comparator, an essential constituent of Time-Interleaved SAR ADCs. The comparator is simulated in 28-nm CMOS technology and then in chapter fifth it is ported to 22-nm FD-SOI technology. This chapter extensively analyses the comparator's performance, concentrating on offset, noise, speed, and power consumption. Chapter five also focuses on the comparison of the 28-nm BULK and 22-nm FD-SOI CMOS technology for strong arm latch comparator. Chapter six focuses on the overall conclusion and future work.

# **Chapter 2: Time-Interleaved ADCs**

<span id="page-15-0"></span>In this chapter, the fundamental concept of TI-ADCs and their non-idealities is explained. The first section discusses the concept of TI-ADCs while the second section outlines the problems that TI-ADCs can encounter.

# <span id="page-15-1"></span>**2.1 History of the Time-Interleaved ADCs**

Generally, high speed Analog to digital converters (ADCs) operate by means of different flash techniques where in order to obtain fast n bit conversion;  $2^{n-1}$  comparators operate in parallel mode. Even though this method offers large Converter Bandwidth, it leads to large die area for  $(n > 6)$  and has been observed to be unsuitable for  $(n > 8)$ . On the other hand, the idea of time-interleaved ADCs is not new and was originally introduced by Black and Hodges [7] for the very first time. The Time-Interleaved ADCs operate across M-parallel lanes of ADCs resulting in an overall output M-times than that of a single individual lane ADC. Consequently, it can accomplish enhanced sampling speeds which otherwise would be impossible by using a single ADC without extreme power penalty. Such useful idea was not very well known until like a decade ago. One of the earliest research works carried out by [8] indicated that the overall power consumption by an ADC can be considerably lowered when several slow single ADCs operate by means of a Time-Interleaved approach. From that time, extensive research has been carried out on Time-Interleaved SAR ADCs. Studies have shown that Time-Interleaved SAR ADCs technique can significantly decrease the die area and power over the flash-circuits (for n>6), yet without sacrificing signal-to-noise ratio, SNDR, SFDR or bandwidth. Therefore, for a particular resolution, the Time-Interleaved SAR ADCs are capable of overcoming the speed-power trade-off by improving the sampling speed and decreasing the net power consumption. Nonetheless, a mismatch between the lane-ADCs can introduce undesired spurious tones in the output, consequently degrading the overall performance of the total Time-Interleaved ADC.

## <span id="page-15-2"></span>**2.2 Operation of Time-Interleaving ADCs**

Generally, a Time-Interleaving ADC system contains M-number of ADCs working in a parallel mode, each operating at a conversion rate of  $fs/M$ , with  $f_s$  being the net sampling frequency while M indicating the total number of interleaving ADCs. These ADCs operate from different sampling phases, φi (where, i =0, 1, 2, 3, ...……. M-1) which are phase shifted from one another by a single sampling period  $T_s$ . Each ADC samples the input signal during these sampling phases. The overall data from the entire M interleaved ADCs is muxed together at the output for achieving a net sampling rate of *f*s.

For getting a clearer understanding of the Time-Interleaved ADCs, let's imagine we have a four-channel interleaved ADC as indicated in the figure 3. Four ideal ADCs, sample the input analog signal x(t) and operate across different phases from  $\varphi_0$  to  $\varphi_{M-1}$ producing output data indicated as  $Y_{0(t)}$  to  $Y_{M-1(t)}$  in digital form, respectively. However, due to device mismatch, practically every lane-ADC has a slightly different gain,



bandwidth, offset, and sampling time. The net output spectrum can have spurs depending on the source of such non-idealities.

Figure 3 The Block diagram of a 4-channel TI ADC.

<span id="page-16-1"></span>

<span id="page-16-2"></span>

## <span id="page-16-0"></span>**2.3 Ideal Time-Interleaved ADC**

In the case of our MATLAB simulation of a 4-channel Time-Interleaved ADC system, no spurious tones were observed in the output signal because of the absence of channel mismatches in offset, gain or timing. A well-defined digital representation of the input signal without introducing any undesirable artifacts can be achieved by such absolute channel synchronization. In addition, the simulation indicated zero error in signal interleaving as well as processing, representing that it is possible to perfectly capture and reconstruct the input signal by our ideal TI-ADC model without any gain, offset and timing or phase errors. This shows the significance of addressing the channel mismatches in practical TI-ADC systems so that the overall signal performance and integrity can be maintained.

#### TIME INTERLEAVED SAR ADC

<span id="page-17-2"></span>

Figure 6 One sided output spectrum of the Time-Interleaved ADCs

## <span id="page-17-3"></span><span id="page-17-0"></span>**2.4 Types of impairments in Time-Interleaving ADCs**

The time-interleaving impairments mentioned here result from the mismatches between channels. They can have a mismatch in gain, offset, and timing or phase while the timing mismatch being the main issue in fast TI-ADCs. In the frequency domain, these limitations appear as spurious tones and thus degrade the overall TI-ADC's performance with respect to SNDR, SFDR, and signal-to-noise ratio.

#### <span id="page-17-1"></span>**2.4.1 Offset Mismatch:**

To discuss the offset-mismatch, it is assumed that the offset errors vary for each channel while all other characteristics are considered to be the same. This is a random additive error which may originate from the mismatch of a comparator differential pair. Offset is basically a DC error within each sub-ADC and it becomes periodic over time with timeinterleaving. Thus, the offset mismatch is periodic having a periodicity of M\*Ts and it does not depend on the input signal. This mismatch emerges as tones in the frequencydomain at frequencies that are independent of both, the input amplitude and the frequency. These equations can be derived as explained in [9].

$$
y(t) = \sum_{n=0}^{M-1} \sum_{k=-\infty}^{\infty} (x(t) + 0_n) \cdot \delta(t - kMT_s - nT_s)
$$
 (2.1)

The Fourier Transform of equation 2.1 is given below in equation 2.2

$$
Y(j\Omega) = \frac{1}{MT_s} \sum_{n=0}^{M-1} \sum_{k=-\infty}^{\infty} \left[ \frac{A\pi}{j} \left( \delta \left( \Omega - k \frac{\Omega_s}{M} - \Omega_0 \right) - \delta \left( \Omega - k \frac{\Omega_s}{M} + \Omega_0 \right) \right) + O_n 2\pi \delta \left( \Omega - k \frac{\Omega_s}{M} \right) \right] e^{-jkn\frac{2\pi}{M}}
$$
(2.2)

Therefore, the tones are located at:

$$
\Omega_{\rm error} = k \cdot \frac{\Omega_{\rm s}}{M} \tag{2.3}
$$

Here K is an integer= 0, 1, 2, 3……M,  $T_s$  the sampling period, M represents the total number of interleaved ADCs,  $Ω$  indicates the angular frequency in the frequency domain,  $Ω_S$  is the sampling angular frequency and  $Ω_0$  is the input angular frequency. O<sub>n</sub> is the offset error for channel n.  $\Omega$  error is the frequency location of the error tone.

While the amplitude and shape of a periodic error signal define the magnitude of the offset spurs, the location of such spurs remains unaffected by the input signal amplitude and frequency.



<span id="page-18-0"></span>Figure 7 Output of Interleaved ADC, in the presence of offset error.

7

Figures 8 and 9 show the simulations of the Time-Interleaved ADCs having offset mismatch across various signal/input frequencies.

Offset mismatch values are  $V_{OS1} = 0.023$  V;  $V_{OS2} = -0.041$  V;  $V_{OS3} = 0.015$  V;  $V_{OS4} = -0.041$ 0.032 V;



<span id="page-19-0"></span>Figure 8 One sided spectrum of Interleaved output, in presence of offset error and Fsig=1 GHz.



<span id="page-19-1"></span>Figure 9 One sided spectrum of Interleaved output, in presence of offset error, and Fsig=10 GHz.

The SNDR in the presence of offset error can be calculated by using the formula given in [11].

$$
SNDR = 20 \log \left( \frac{A_{in}}{\sigma_{On}} \right) \tag{2.4}
$$

Here  $\sigma_{0n}$  represents the offset error's standard deviation while  $A_{in}$  is the input signal's amplitude. The simulation shows that the spurious tones appear at a fixed frequency and the SNDR is independent of input/signal frequency, consistent with the explanation given by [10].

#### <span id="page-20-0"></span>**2.4.2 Gain Mismatch:**

In order to discuss gain-mismatch, let's say the gain errors are distinct for every single channel, but all the remaining characteristics are same. Discrepancy in reference voltages or the sampling circuit (such as clock feedthrough or charge injection) between several lane ADCs is considered a significant source of gain error. Just like offset mismatch, these errors also take place with a period of M\*Ts; however, they are amplitude modulated with the input frequency  $\Omega_0$ . The absolute errors are lowest when the input crosses zero and are greatest at the peaks of input signal. So, the magnitude of such errors is affected by the input signal's amplitude but remains unaffected by the input signal's frequency  $\Omega_0$ . However, their position varies with the input/signal frequency.

This is represented by the following equations and derivation of these equations is given in  $\lceil 9 \rceil$ 

$$
y(t) = \sum_{n=0}^{M-1} \sum_{k=-\infty}^{\infty} g_n x(t) \cdot \delta(t - kMT_s - nT_s)
$$
 (2.5)

Therefore, the tones are located at:

$$
Y(j\Omega) = \frac{1}{MT_s} \sum_{n=0}^{M-1} \sum_{k=-\infty}^{\infty} \left[ g_n \frac{A\pi}{j} \left( \delta \left( \Omega - k \frac{\Omega_s}{M} - \Omega_0 \right) - \delta \left( \Omega - k \frac{\Omega_s}{M} + \Omega_0 \right) \right) \right] e^{-jkn\frac{2\pi}{M}} \tag{2.6}
$$

$$
\Omega_{\rm error} = k \frac{\Omega_{\rm s}}{M} \pm \Omega_0 \tag{2.7}
$$

Where K= 1, 2, 3 ……M and for the channel n:  $g_n$  is the gain error.  $\Omega_{\text{error}}$  is the frequency location of the error tone.



<span id="page-21-0"></span>Figures 11 and 12 show the simulations of time Interleaved ADCs when gain mismatch is present with different signal/input frequencies.

The example gain mismatch values for the four channel TI-ADC are  $A_1 = 1.04$ ;  $A_2 = 0.98$ ;  $A_3 = 1.0; A_4 = 1.009.$ 



<span id="page-22-0"></span>Figure 11 One sided spectrum of Interleaved ADC with gain mismatch and Fsig=1 GHz



<span id="page-22-1"></span>Figure 12 One sided spectrum of Interleaved ADC with gain mismatch and Fsig=10 GHz

The SNDR value in the existence of gain mismatch can be calculated using the formula given in [11].

$$
SNDR = 20 \log_{10} \left( \frac{\Delta g_n}{\sigma_{gn}} \right) - 10 \log_{10} \left( 1 - \frac{1}{M} \right)
$$
 (2.8)

Here  $\Delta_{gn}$  is the mean of channel gain, M is the number of interleaved channels and  $\sigma_{gn}$ is the standard deviation of gain error. Results obtained from using this formula are exactly like our MATLAB simulation results. The simulation shows that the location of the spurious tones is at a frequency dependent on the input frequency, however the SNDR is independent from it which is the same as explained in [10].

#### <span id="page-23-0"></span>**2.4.3 Timing-Mismatch**

In this section the timing error, because of clock-skew, is considered to be different for all the channels but other characteristics are assumed to be same. The timing or phase errors are inevitable in practical terms, owing to the clock signal's limited propagation and differences in the clock buffers and sampling switches. Again, the errors take place with a period of  $M^*T_s$  and similar to gain mismatch, they are amplitude modulated with the input frequency  $\Omega_0$ . The absolute errors are largest when the slope of the signal is high and lowest when slope is small or null. As a result, the error location again relies on the input frequency while its magnitude is reliant on input/signal frequency  $\Omega_0$  and also dependent to the input signal's amplitude.

This is shown by the following equations and derivation of these equations is given in [9]

$$
y(t) = \sum_{n=0}^{M-1} \sum_{k=-\infty}^{\infty} \left( x(t - \Delta t_n) \right) . \delta(t - kMT_s - nT_s)
$$
 (2.9)

$$
Y(j\Omega) = \frac{1}{MT_s} \sum_{n=0}^{M-1} \sum_{k=-\infty}^{\infty} \left[ \frac{A\pi}{j} \left( \delta \left( \Omega - k\frac{\Omega_s}{M} - \Omega_0 \right) - \delta \left( \Omega - k\frac{\Omega_s}{M} + \Omega_0 \right) \right) e^{-j\Omega_0 \Delta t_n} \right] e^{-jkn\frac{2\pi}{M}} \tag{2.10}
$$

Therefore, the tones are located at:

$$
\Omega_{\rm error} = k \frac{\Omega_{\rm s}}{M} \pm \Omega_0 \tag{2.11}
$$

Where K= 1, 2, 3……M and for the channel n:  $\Delta_{\text{tn}}$  is the timing error.  $\Omega_{\text{error}}$  is the frequency location of error tone.

<span id="page-23-1"></span>

Figures 14 and 15 show the simulations of the Time-Interleaved ADCs having timing mismatch across various signal/input frequencies.



Timing mismatch values for the four channel TI-ADC are  $d_{TS1} = -1.297e-12$  s;  $d_{TS2} = -1.297e-12$ 1.897e-12 s;  $d_{TS_3} = 1.497e-12$  s;  $d_{TS_4} = -1.497e-12$  s;

<span id="page-24-0"></span>



<span id="page-24-1"></span>The SNDR value in the presence of skew mismatch can be calculated using the formula given in [11].

$$
SNDR = 20 \log_{10} \left( \frac{1}{\sigma_{\text{tn}} 2 \pi f_{\text{in}}} \right) - 10 \log_{10} \left( 1 - \frac{1}{M} \right)
$$
 (2.12)

Here M represents the net number of interleaved channels,  $\sigma_{\rm{tn}}$  is standard deviation of skew mismatch and fin is the frequency of the input signal. The results calculated through theory are matching with the results from MATLAB simulations.

The results of the simulation reveal that the frequency of the input signal has a significant impact on the location of the spurious tones and the SNDR is also input frequency dependent which is the same as explained in [10].

The timing mismatch error varies proportionally with the input frequency and dominates at greater speeds, therefore, to correct it with high accuracy, is a highly significant but a challenging task. The timing and the gain-mismatch spurs occur at the same frequencies but, they can be distinguished as the timing-mismatch are affected by the input/signal frequency and are more dominant at higher frequencies, on the other hand, the magnitude of the gain-mismatch does not depend on the input frequency, and it usually dominates at low frequencies.

#### <span id="page-25-0"></span>**2.4.4 Total mismatches (Offset+gain+timing)**



<span id="page-25-1"></span>Figure 16 Output of Interleaved ADC having (Offset+gain+timing mismatch).



<span id="page-26-1"></span>Figure 17 One sided spectrum of Interleaved ADC having (Offset+gain+timing mismatch) and  $F<sub>sig</sub>=1$  GHz.

# <span id="page-26-0"></span>**2.5 Conclusion**

Research on TI-ADCs have shown that a significant decrease in die size and power over flash type ADCs (for  $n > 6$ ) can be attained by using the Time-Interleaving technique, yet without sacrificing signal-to-noise ratio or bandwidth. Therefore, the Time-Interleaved ADCs are able to overcome the speed-power trade-off at a given resolution, by improving the sampling speed and decreasing the net power consumption. Nonetheless, mismatch between the lane-ADCs is a challenge for the data converter's designers since this can introduce undesired spurious tones in the output spectrum, subsequently degrading the overall performance of the Time-Interleaved ADCs [12].

# **Chapter 3: Single Transistor**

<span id="page-27-0"></span>The third chapter focuses on a comparative analysis of two advanced semiconductor technologies: 28-nm CMOS BULK and 22-nm FD-SOI CMOS technology.

### <span id="page-27-1"></span>**3.1 Common Source Amplifier**

The circuit illustrated in Figure 18 is designed in order to bias the drain voltage and drain current of transistors  $M_1$  and  $M_2$ . The drain voltage is controlled using a feedback loop and drain current is controlled using a constant current source. The gate voltage for  $M_1$  is derived from the output of an operational amplifier. This voltage is automatically adjusted using the feedback loop to ensure stability. Transistor  $M_2$ receives the same gate voltage as  $M<sub>1</sub>$ . This ensures that both transistors operate under identical conditions with the same drain voltage and same drain current. The right side of the circuit is basically a replica of left side, with the feedback loop which is effectively reducing the gain. When  $V_{GS}$  tends to increase, it also tries to increase  $I<sub>D</sub>$ . The feedback loop adjusts the gate voltage to oppose this increase redirecting the current to ground, thus maintaining a stable  $I<sub>D</sub>$ . That's why the output is taken at the right-side of the circuit which does not have any feedback loop.



Figure 18: Common source amplifier with constant current source as a load

## <span id="page-27-4"></span><span id="page-27-2"></span>**3.2 Results**

#### <span id="page-27-3"></span>**3.2.1 Transconductance (gm)**

The circuit is simulated using 28-nm Bulk and 22-nm FD-SOI CMOS technology to investigate the impact of varying design parameters such as length, width (L\*100), and current density (I<sub>D</sub>/W/L) on the gain, transconductance ( $g_m$ ), output conductance ( $g_{ds}$ ), -3dB bandwidth, and gain-bandwidth product of the amplifier. The length and width are adjusted so that the ratio of  $W/L$  is consistently 100. The drain current  $I_D$  is calculated as the product of current density and W/L.



Figure 19: gm vs. Current density curves for different values of length and width

<span id="page-28-1"></span>The graphs in Figure 19 illustrate the relationship between current density and transconductance  $g_m$  for various lengths and widths. It is observed that  $g_m$  increases as current density rises, as suggested by the MOSFET equation shown in [13].

$$
g_m = \sqrt{(2. \mu_n C_{OX} \cdot \frac{W}{L} I_D)}
$$
\n(3.1)

When the current density doubles then

$$
I_D \to (2 * I_D) \tag{3.2}
$$

$$
g_m \to \sqrt{2 \cdot g_m} \tag{3.3}
$$

while all other parameters remain constant. Simulations indicate that  $g_m$  does not follow the trend precisely due to short channel effects.

#### <span id="page-28-0"></span>**3.2.2 Output conductance (gds)**

Figure 20 below shows the relationship between g<sub>ds</sub> and current density for different lengths and widths. The output conductance equation in [13]:

$$
g_{ds} = \frac{I_D}{L.V_E} \tag{3.4}
$$

This equation demonstrates that  $g_{ds}$  increases as  $I_D$  increases, but due to short channel effects, the trend is not entirely observed as expected. This implies that when  $I_D$  is doubled,  $g_{ds}$  should also double; however, the observed  $g_{ds}$  does not double exactly, as shown in the figures below.

The comparison between 28-nm Bulk and FD-SOI 22-nm technologies reveals significant differences in how  $g_{ds}$  varies with current density. The 28-nm Bulk technology shows a more substantial increase in  $g_{ds}$  with current density, as compared to 22-nm FDSOI. But below graph in Figure 20 shows that 22-nm FD-SOI has higher  $(r_{ds}=1/g_{ds})$  as compared to 28-nm Bulk technology.



Figure 20 g<sub>ds</sub> vs Current density curves for different values of length and width

#### <span id="page-29-1"></span><span id="page-29-0"></span>**3.2.3 DC Gain**

Figure 21 illustrates the relationship between DC gain and current density for various lengths and widths of transistors. The graph indicates that as current density increases, the gain decreases, with higher values of length and width resulting in higher gain. This trend of decreasing gain with increasing current density aligns with the given equation (3.5)

$$
gain = \frac{1}{\lambda} \cdot \sqrt{\frac{(2. u_n C_{ox} (W.L))}{I_D}}
$$
(3.5)

The comparison between 28-nm Bulk and FD-SOI 22-nm reveals significant differences in how DC gain varies with current density. The 28-nm Bulk technology exhibits a more substantial decrease in DC gain with increasing current density as compared to 22-nm FD-SOI. But the 22-nm FD-SOI technology has higher intrinsic gain  $(g_m.r_o)$  as compared to 28-nm Bulk technology due to better transconductance  $(g_m)$  and higher output resistance  $(r_0)$ .



<span id="page-30-1"></span>Figure 21 DC gain vs Current density curves for different values of length and width.

#### <span id="page-30-0"></span>**3.2.4 -3dB Bandwidth**

Figure 22 illustrates the relationship between the 3dB bandwidth of a common-source amplifier and the current density.



<span id="page-30-2"></span>Figure 22 3dB bandwidth vs Current density curves for different values of length and width

According to the results, as current density increases, the 3dB bandwidth also increases. Furthermore, simulations show that transistors with smaller lengths and widths have higher bandwidths, as demonstrated in the figure 22 graphs.

The comparison between 28-nm Bulk and FD-SOI 22-nm technologies shows significant differences in how the 3dB bandwidth varies with current density. The 28nm Bulk technology exhibits a more pronounced increase in bandwidth with rising current density as compared to 22-nm FD-SOI technology.

## <span id="page-31-0"></span>**3.2.5 Gain Bandwidth Product (GBW):**

Figure 23 illustrates the relationship between the gain bandwidth product of a commonsource amplifier and the current density.



### <span id="page-31-2"></span>Figure 23 Gain bandwidth product vs current density curves for different values of length and width

The results indicate that as current density increases, the GBW also increases. Furthermore, simulations show that transistors with smaller lengths and widths have higher GBW, as demonstrated in the graphs. It has been observed that for higher values of length and width we can get better gain bandwidth product for 22-nm FD-SOI as compared 28-nm Bulk technology.

# <span id="page-31-1"></span>**3.3 Conclusion**

In summary, the 22-nm FD-SOI technology outperforms the 28-nm bulk technology in terms of gain and gain bandwidth product. Owing to various benefits of FD-SOI technology including better electrostatic characteristics, improved control of the random mismatch, lower junction leakage and capacitances, as well as easier manufacturing, this technology shows a better performance and offers improved area power and cost tradeoff as compared to 28-nm Bulk technology.

# **Chapter 4: Strong Arm Latch Comparator**

### <span id="page-32-1"></span><span id="page-32-0"></span>**4.1 Comparator**

In an ADC system, a comparator is an essential component as it is responsible for comparing two analog signals and producing a logic output signal, thus functioning as a 1-bit ADC [14]. There are various types of comparators; however, the primary focus of this thesis is going to be the strong-arm latch comparator for ADCs particularly for TI-SAR ADCs.

### <span id="page-32-2"></span>**4.2 Basics of comparator**

The comparator has two analog inputs, one from the DAC as a reference signal and the other as the input to be measured, stated as  $V_{in,n}$  and  $V_{in,p}$  respectively. When  $V_{in,p}$  is greater than  $V_{in,n}$ , the comparator will produce an output as a logic 1 or high. Conversely, if  $V_{\text{in,n}}$  is smaller than  $V_{\text{in,p}}$ , an output as a logic 0 or low will be generated. The figure  $24(a)$  displays the operation of an ideal comparator. It compares the analog signal  $V_{in-p}$ with the reference signal  $V_{in-n}$ , producing a logic level for  $V_{out}$  based on this comparison. It also illustrates the general symbol for the comparator. Because of non-ideal nature of the components, the comparator's behavior is better represented in figure 24(b) where rise times causes an output delay. In case of dynamic comparators, the clock signal is used for carrying out the evaluation on one edge while reset is done on the other. Furthermore, two outputs are generated: one for the logic output and another one for its complementary, as explained in the figure 24(c).



<span id="page-33-1"></span>Figure 24 (a) Behavior in an Ideal Comparator. (b) Behavior in a non-Ideal Comparator. (c) A comparator with two outputs.

## <span id="page-33-0"></span>**4.3 Comparator Phases**

In a dynamic latched comparator, there are two distinct phases: namely the evaluation phase and the reset phase. During the evaluation phase, a comparison of the inputs is carried out by the comparator which then generates the logic output on the basis of which input voltage is greater. In the reset phase, the internal voltage levels are reset by the comparator. When the reset phase is not long enough, the internal voltage levels start acting as memory, potentially influencing subsequent comparisons.



# <span id="page-34-0"></span>**4.4 Strong-Arm latch comparator circuit**

Figure 25 Strong arm latch comparator

<span id="page-34-1"></span>

<span id="page-34-2"></span>Figure 26 Strong-Arm-latch comparator test bench

# <span id="page-35-0"></span>**4.5 Comparator Operation**

When the clock is low or at logic level 0, then switches  $M_7$ ,  $M_8$ ,  $M_9$ ,  $M_{10}$  are activated and they reset the node A, B, C, D to  $V_{DD}$ . It means that parasitic capacitances at these nodes are charged to  $V_{DD}$ . In this phase, the transistors from  $M_1$  to  $M_6$  and  $M_0$  are off, and the circuit has no current flowing through it. It means that the strong-arm latch comparator does not have any static power consumption. This is one of the benefits of this type of comparator.

When the clock is high or at logic level 1, then transistors M1 and M2 are turned on and node A and B start discharging. Transistors  $M_1$  and  $M_2$  start drawing differential drain current based on the differential input voltage  $V_{in,p}$  and  $V_{in,p}$ . If  $V_{in,p}$  is greater than  $V_{in,n}$ then  $M_1$  will draw more current than  $M_2$ . When the parasitic capacitances associated with the nodes A and B are discharged to  $V_{DD}$ - $V_{th3,4}$  then transistors  $M_3$  and  $M_4$  are turn on.

If  $I_{NP}$  (current flowing through  $M_1$ ) is greater than  $I_{NN}$  (current flowing through  $M_2$ ) then node C will discharge faster than node D which will bring node C to  $V_{DD}-V_{th}$  at a higher rate. This will turn on  $M_6$  while  $M_5$  during this time will be off. It means one output will be at  $V_{DD}$  while the other will be at ground. If  $V_{in,n}$  is greater than  $V_{in,p}$  then circuit operation will operate the same in the opposite direction. This operation is also very well explained in [15].

The test bench for the comparator is shown in Figure 27. Input switches in a comparator test bench are used to select or sample the input signals. The clock signals control these switches to sample the input voltage at specific times. The smpl\_ctrl signal is used to control the sampling switches. When smpl\_ctrl is high, the input signals are sampled and stored on capacitors connected to the inputs of the comparator. This ensures that the comparator is comparing stable voltages rather than continuously varying signals. After sampling, the control signal smpl ctrl deactivates, opening the switches. The comparator then compares the voltages stored on the capacitors and on the basis of this comparison, it sets its output accordingly.

### <span id="page-35-1"></span>**4.6 Comparator Sizing for Noise**

To get an idea how we should size our comparator in terms of input referred noise. Let's take a common source amplifier having PMOS as the current source load as indicated by the figure 27.



<span id="page-36-0"></span>Figure 27 Common source amplifiers having PMOS transistor as the current source load

In a common source amplifier using a PMOS transistor as the current source load, the primary source of noise is the thermal noise generated by the NMOS transistor channel and the PMOS current source load. There is also a flicker noise, but it is dominant at low frequencies only.

Let's consider the thermal noise only,

$$
I2_{\text{ntot}} = I2_{\text{n1}} + I2_{\text{n1}}
$$
 (4.1)

$$
I_{n,tot}^2 = 4kT\gamma(g_{m1} + g_{m2})
$$
\n(4.2)

The output referred noise can be calculated by

$$
V_{n,out}^2 = I_{ntot}^2 \cdot (ro_1 || ro_2)^2 \tag{4.3}
$$

Or

$$
V^2_{n,out} = (4kT\gamma(g_{m1} + g_{m2}))(ro_1||ro_2)^2
$$
 (4.4)

Total output referred noise in case of thermal noise is given by the following equation.

$$
V_{n,out,tot}^{2} = (4KT\gamma(gm_{1} + gm_{2}))(ro_{1}||ro_{2})^{2}
$$
\n(4.5)

The following formula can be used for calculating the input referred noise:

$$
V^{2}_{n, \text{inp,tot}} = \frac{V^{2}_{n, \text{out,tot}}}{Av^{2}}
$$
  

$$
V^{2}_{n, \text{inp,tot}} = \frac{(4KT\gamma(gm_{1} + gm_{2}))(ro_{1}||ro_{2})^{2}}{(gm1(ro1||ro_{2})^{2})}
$$
  

$$
V^{2}_{n, \text{inp,tot}} = 4KT\gamma(\frac{1}{gm_{1}} + \frac{gm_{2}}{(gm_{1})^{2}})
$$
(4.6)

The above equation (4.6) suggests that for decreasing the input-referred thermal voltage noise,  $gm_1$  needs to be increased and  $gm_2$  must be decreased since  $M_2$  serves as a current source instead of a transconductor. It might be asked why  $M_1$  and  $M_2$  in figure 27 exhibit different noise effects. Since noise currents of both transistors flow through  $r_{o1}||r_{o2}$ , why  $g<sub>mi</sub>$  is needed to be maximized while  $g<sub>ma</sub>$  should be minimized? The reason behind is that when  $g_{mi}$  increases, the output noise voltage increases in proportion to  $\sqrt{g_{mi}}$  however the voltage gain of the stage increases in proportion to  $g<sub>mi</sub>$ . Consequently, the inputreferred noise voltage decreases. Such a trend does not apply to  $M<sub>2</sub>$ . Nevertheless, increasing  $g_m$  will increase the power so there is a tradeoff between power and noise. This equation also suggests that devices operating at low temperature exhibit low thermal noise as temperature has a direct relation with the input referred voltage noise [13].

The Signal-Noise ratio for the input is explained by following equation:

$$
SNR_{\text{inp}} = \frac{V^2_{\text{inp}}}{4KT\gamma(\frac{1}{gm_1} + \frac{gm_2}{(gm_1)^2})}
$$
(4.7)

On the other hand, for the output this ratio is obtained via following equation.

$$
SNR_{out} = \frac{(Av. V_{inp})^2}{(4KT\gamma(gm_1 + gm_2))(ro_1||ro_2)^2}
$$
(4.8)

The explanation given above with the help of the equations can help us in sizing the transistors for the comparator in terms of noise. One can easily understand that for getting low input rms referred noise, the  $g<sub>m</sub>$  of the PMOS needs to be lower while it should be higher for NMOS.

#### <span id="page-37-0"></span>**4.7 Important parameters**

Various parameters should be taken into account while designing a comparator. These are mentioned below:

#### <span id="page-37-1"></span>**4.7.1 Delay**

Delay is considered as the most essential parameter in a comparator design. It is generally measured when the clock signal reaches 50% of its rising edge to a point where difference between  $V_{\text{out},p}$  and  $V_{\text{out},m}$  on the rising edge becomes 50% of  $V_{dd}$ . The comparator must complete its signal comparison in one clock cycle and produce a stable output before the next cycle starts. This comparison slows down when the difference between  $V_{in-p}$  and  $V_{in-n}$  decreases, leading to an increased delay of the comparator. The derivation for calculating such delay in strong-arm latch comparator is explained in [16]. Comparator delay decreases as the common mode voltage increases or the  $g<sub>m</sub>$  of the transistors increases.

#### <span id="page-37-2"></span>**4.7.2 Power consumption**

Achieving low power consumption is an essential goal in nearly every electronic design. The strong-arm latched comparator is beneficial in one way that it consumes no static power, assuming the leakage currents are ignored.

Equation 4.10 given below can be used for calculating the average power used from the supply voltage during one comparison cycle:

$$
P_{avg} = \frac{1}{T} \int_{0}^{T} V_{DD} I_D dt
$$
 (4.9)

Here, T symbolizes the period of the clock signal while  $I_D$  indicates overall current drawn from supply voltage. Thus, the above formula can be expressed as follows:

$$
P_{avg} = f_{\text{clc}}. V_{DD} \int_0^T I_D dt
$$
\n(4.10)

A more interesting parameter is energy per cycle, which can be computed as

$$
E_{\text{cycle}} = \frac{P_{avg}}{f_{\text{clock}}} \tag{4.11}
$$

#### <span id="page-38-0"></span>**4.7.3 Offset**

For a comparator, an input offset voltage is defined as the voltage at which the output undergoes transitions from one logic state to another. Such offset results from the device mismatches, where symmetrical transistors are not completely identical and consequently having slight differences in their threshold voltages. Thus, their behavior differs, resulting in an offset between the input pairs. When the gate voltages of the input transistors become identical, one transistor is inclined to draw somewhat larger current, making its drain node to move more rapidly and generating an incorrect output. Even though other transistors also contribute to the offset, the primary source is the input pairs owing to their higher gain as compared to the other transistors that activate afterward. [13]. To calculate the comparator offset a binary search method was used which is explained in [17]. In another method to measure the offset voltage, you will apply a voltage staircase to the input of the dynamic comparator and the input voltage level that causes the output to change is recorded. This input voltage where comparator output is flipped will be the offset voltage.

#### <span id="page-38-1"></span>**4.7.4 Input-referred noise**

Similar to offset, the input pair transistors are the major component of the inputreferred noise [14]. In order to calculate this noise, we have to determine the output noise and then divide it with the voltage gain,

$$
\overline{V_{1n}^2} = \frac{\overline{V_{01}}^2}{A_v} \tag{4.12}
$$

However, we cannot use this formula with a transient simulation since the comparator generates a digital output. An alternative technique used to determine the inputreferred noise is based on conducting an extended transient simulation with a steady input. Even though this approach offers better accuracy, it is a very time-taking process, that is why it is usually advised not to be used during optimization. Instead, a more efficient technique involves running a Periodic Steady-State (PSS)+Pnoise simulation

to compute the gain and output-referred noise, followed by estimation of the inputreferred noise with the previously mentioned formula in equation (4.12). A thorough explanation of this approach is given in [17].

### <span id="page-39-0"></span>**4.7.5 Process Corners**

MOSFET fabrication is not perfect; As a result, parameters undergo changes from one wafer to another, within a single wafer and even across the same chip. Consequently, different chips demonstrate different performance, and it is highly important to take this problem into account to ensure that the yield is acceptable [13].

The rectangle in the following figure shows the speed of PMOS and NMOS. The middle point of the rectangle is TT (typical corner) while the corners indicate various process corners for instance FF (fast-fast), SS (slow-slow), FS (fast-slow) and SF (slow-fast).



It is important to make sure that the transistors on the produced chip fall within the area inside the rectangle. For this, different tests are carried out across different corners to ensure the chip can handle the fabrication variations. Moreover, the chip's testing must also be performed over different temperature ranges and also at different supply voltages, known as PVT (Process-Voltage-Temperature) corners.

# <span id="page-39-1"></span>**4.8 Results**

In this section results are presented for the strong-arm latch comparator simulated using 28-nm CMOS technology and are taken from the parasitic extracted view.

## <span id="page-39-2"></span>**4.8.1 Common mode sweep**

Comparator is simulated over different common mode voltages to see how change in common mode voltage affects the working of the comparator regarding its offset, noise, delay and power consumption.

#### <span id="page-39-3"></span>**4.8.1.1 Delay**

The common mode voltage is swept systematically in order to investigate the design response at different inputs. As figure 28 shows that with an increase in the input common mode voltage, the delay decreases. The tail transistor's current substantially affects the delay. As the common-mode voltage increases, the tail current also rises which results in a decrease in delay. A detailed derivation for the calculation of delay is given in [18]. As expected, the ss corner is the worst corner for delay and the ff corner is

the best one. We can also see that the delay is higher at -40°C and lower at 120°C. In terms of supply voltage, it has been observed that as the supply voltage is decreasing the delay has started increasing. Therefore, the delay has an inverse relation with the supply voltage as shown in figure 28(c).



<span id="page-40-0"></span>Figure 28 Delay vs Common mode voltage for Vin=Offset-Input Referred noise (RMS) and Fclock=1 GHz

Figure 28 shows that a lower common mode voltage implies a higher delay because of the lower tail current. Thus, a very low differential drain current is flowing, and the input transistors takes a longer time to make a comparison between two input voltages to produce an output either 1 or 0. When the common mode voltage starts increasing, the tail current increases as well. An increased tail current leads to a higher differential drain current which means more current is available to charge and discharge the internal nodes. Faster charging and discharging leads to quicker transitions between logic states, thus reducing the comparator delay. It should be noted that the minimum delay is not obtained at  $V_{cm} = V_{DD}$ . This is because an excessively large  $V_{cm}$  prolongs the duration of the latch regeneration phase because of the reduction in gain [19].

#### <span id="page-41-0"></span>**4.8.1.2 Energy/Cycle**

The comparator power strongly depends on the common mode voltage. As  $V_{cm}$ increases, the power consumption increases due to increased short circuit current. Higher  $V_{cm}$  results in a higher tail current, leading to larger transistors switching currents leading to a higher power consumption. An interesting term is energy per cycle defined by equation (4.11). The energy per cycle versus common mode voltage over different corners is given below in figure 29(a).



<span id="page-41-1"></span>Figure 29 Energy/cycle vs Common mode voltage for V<sub>in</sub>=Offset-Input Referred noise (RMS) and Fclock=1 GHz

It is observed from the figure  $29(a)$ , that the ff corner is the worst and the ss corner is the best one in terms of energy/cycle. The comparator is also simulated for different temperatures as shown in figure 29(b). We can see that the energy/cycle has a direct relationship with temperature with a highest energy/cycle for temp=120°C. The comparator is also simulated for different supply voltages. As expected, the energy/cycle is decreasing with decreasing supply voltage as shown in figure 29(c).

#### <span id="page-42-0"></span>**4.8.1.3 Offset**

The  $g_m/I_D$  of the input transistor is determined by the input common-mode  $V_{cm}$  which significantly impacts the gain. A small  $V_{cm}$  is preferred for increasing the gain and reducing the offset. The input referred offset can be modeled as  $\sigma_{os}$ , preamp during the preamplification phase, where its major source is  $V_{Tn1,2}$  mismatch in the input pair transistors  $M_1$  and  $M_2$ . During the latch phase, the initial offset referred to the output nodes can be modeled as  $\sigma_{\text{os,late}}$ , with  $V_{\text{Tp5,6}}$  being its major contributor, mismatch in the PMOS cross coupled pair transistors,  $M_5$  and  $M_6$  [19]. Thus, the root-mean-square input referred offset of the whole comparator,  $\sigma_{\text{os}}$ , can be denoted by the equation given below (4.13)

$$
\sigma_{os} = \sqrt{\sigma_{os,pre\,amp}^2 + \frac{\sigma_{os,latch}^2}{G^2}}
$$
\n(4.13)

This offset highly depends on the gain of the differential input pair, referred to as the pre-amplification gain. As the common mode voltage increases, the gain of the input pair transistor decreases, leading to an increase in the offset which is also seen in the figure 30 below.

Comparator is simulated for different corners, different temperatures and at different supply voltages to see how the offset is changing under different operating conditions. It has been observed that comparator has lowest offset at ss corner and offset is maximum for ff corner as shown in figure 30(a). Temperature variation also effects the offset of a comparator as in figure 30(b). It is also observed that variation in supply voltages around  $\pm 10\%$  does not affect the comparator offset a lot as shown in figure 30(c).



Figure 30 Offset vs Common mode voltage

#### <span id="page-43-1"></span><span id="page-43-0"></span>**4.8.1.4 Input referred noise**

As explained in the given equation (4.14) the gain and the input referred noise of the comparator have an inverse relationship with each other. If common mode voltage increases gain declines so if the gain is decreasing the input referred noise will increase [19].

$$
\sigma_{\rm n} = \sqrt{\sigma_{\rm n,pre\,amp}^2 + \frac{\sigma_{\rm n,latch}^2}{G^2}}
$$
\n(4.14)

Figure 31 illustrates the impact of the common mode voltage on the input referred noise.

A comparator is simulated across various process corners, different temperatures and at different supply voltages to see how the input referred noise is changing under different operating conditions. It has been observed that comparator has lowest input referred noise at ss corner and it is maximum for ff corner as shown in figure 31(a).

Temperature variation also strongly affects the comparator noise that can be seen in figure 31(b). Moreover, it is observed that variation in supply voltages around  $\pm$ 10% also significantly affect the comparator noise as shown in figure 31(c).

While a small common mode voltage is ideal for achieving lower offset, small noise and reduced power consumption, it results in slower speed. This shows the trade off in choosing the optimal common mode voltage.



Figure 31 Input referred noise versus common mode voltage

#### <span id="page-44-1"></span><span id="page-44-0"></span>**4.8.1.5 Figure-of-Merit (FOM)**

In order to evaluate the comparator performance comprehensively, a figure-of-merit is defined [20] which considers noise, delay and energy/cycle. The optimum figure of merit is obtained around  $V_{cm}$  =0.4 V which is more than 8 times better than at  $V_{cm}$ =0.9 V. This suggests that at this 0.4 V, the comparator finds an optimal balance between noise, speed and power consumption.



Figure 32 Figure of merit vs Common mode voltage

## <span id="page-45-1"></span><span id="page-45-0"></span>**4.8.2 Differential mode sweep**

It is interesting to see how the strong-arm latch comparator behaves with respect to delay and power or energy/cycle over different corners, when we are sweeping the differential input voltage. The results for 28-nm CMOS BULK technology are explained below.

#### <span id="page-46-0"></span>**4.8.2.1 Delay**

As expected, the delay of the strong-arm latch comparator is decreasing when we are increasing the input differential voltage. The simulations are done over different corners, and we can see that the ss corner is the worst corner in terms of delay and the ff corner is best one for delay. The comparator is also simulated over different temperatures. Figure 33(b) shows that temperature has an inverse effect on the delay of comparator. It means as the temperature is decreasing the delay is increasing. It is also evident that the delay is increasing as the supply voltage decreases as shown in figure 33(c).



<span id="page-46-1"></span>Figure 33 Delay vs differential input voltage at Vcm=0.4 V and Fclock=1 GHz

#### <span id="page-47-0"></span>**4.8.2.2 Energy/cycle**

For a strong-arm latch comparator, the power consumption is decreasing with increasing differential input voltage. As expected, the ss corner is the best corner for the power consumption while the ff corner is the worst one. The comparator is also simulated for different temperatures as shown in Figure 34(b). The energy/cycle has a direct relationship with temperature and for temp=120°C the comparator has higher energy/cycle. The comparator is also simulated for different supply voltages. As expected, the energy/cycle is decreasing with decreasing supply voltage as shown in Figure 34(c).



<span id="page-47-1"></span>Figure 34 Energy/cycle vs differential input voltage for Vcm=0.4 V and Fclock=1 GHz

# <span id="page-48-0"></span>**Chapter 5: Porting comparator to 22-nm CMOS FDSOI**

The Strong-Arm latch comparator, originally designed in 28-nm CMOS bulk technology, was ported to 22-nm CMOS FD-SOI technology. During this process, key design parameters were adjusted to ensure a fair and accurate comparison between the two technology nodes.

# <span id="page-48-1"></span>**5.1. Technology Scaling**

The original comparator in 28-nm technology utilized the minimum channel length of 30-nm. In the 22-nm FD-SOI process, this length was reduced to 20-nm, representing a approximately 30% decrease in length as compared to 28-nm BULK. To maintain consistency and fairness in the comparison, the transistor widths were also scaled down by 30%. For example, if the width in the 28-nm design was  $W_{28}$  the width in the 22-nm FD-SOI design was adjusted to  $W_{22} = 0.7^* W_{28}$ .

# <span id="page-48-2"></span>**5.2. Floor Plan Considerations for Layout**

The layout design in 22-nm FD-SOI technology retained the same floor plan as used in the 28-nm CMOS bulk design. This approach ensures that any differences in performance are due to the technology change itself rather than variations in the physical layout, which could introduce additional parasitic effects.

# <span id="page-48-3"></span>**5.3 Results:**

## <span id="page-48-4"></span>**5.3.1 Common mode sweep**

Comparator is simulated over different common mode voltages to see how change in common mode voltage affects the performance of the Comparator in terms of offset, noise, delay and power consumption.

## <span id="page-49-0"></span>**5.3.1.1 Delay**

The comparator was simulated across various process corners, temperatures, and supply voltages to analyze how these factors influence the delay as shown in figure 35.



<span id="page-49-1"></span>Figure 35 Delay vs Common mode voltage for Vin=Offset-Input Referred noise (RMS) and Fclock=1 GHz

As expected ss corner is the worst corner for delay, and ff corner is the best one. In terms of supply voltage as the supply voltage is decreasing the delay has started increasing. An interesting thing has been observed when comparator was simulated for different temperatures. At lower common mode voltage delay was higher for -40 ° C and it was lower at 120 ° C. When common mode voltage is greater than 0.4 V this trend has flipped and -40 ° C becomes better temperature for delay than 120 ° C as shown in figure 35(b).

#### <span id="page-50-0"></span>**5.3.1.2 Energy/Cycle**

The comparator was simulated across various process corners, temperatures, and supply voltages to analyze how these factors influence the energy/cycle as shown in figure 36.

<span id="page-50-1"></span>

Figure 36 Energy/Cycle vs Common mode voltage for Vin=Offset-Input Referred noise (RMS) and Fclock=1 GHz

It is observed from the figure  $36(a)$ , that the ff corner is the worst and the ss corner is the best one in terms of energy/cycle. The comparator is also simulated for different temperatures as shown in figure 36(b). We can see that the energy/cycle has a direct relationship with temperature with a highest energy/cycle for temp=120°C. The comparator is also simulated for different supply voltages. As expected, the energy/cycle is decreasing with decreasing supply voltage as shown in figure 36(c).

## <span id="page-51-0"></span>**5.3.1.3 Offset**

The comparator was simulated across various process corners, temperatures, and supply voltages to analyze how these factors influence the comparator offset as shown in figure 37.



<span id="page-51-1"></span>0 300 400 500 600 700 800  $V_{cm}$  [mV] **(b)**

500

Figure 37 Offset vs Common mode voltage

### <span id="page-52-0"></span>**5.3.1.4 Input Referred Noise**

The comparator was simulated across various process corners, temperatures, and supply voltages to analyze how these factors influence the comparator noise as shown in figure 38.



<span id="page-52-1"></span>Figure 38 Input Referred Noise (RMS) vs Common mode voltage

### **5.3.1.5 Figure-of-Merit (FOM)**

A figure-of-merit is defined for evaluating the comparator performance comprehensively [20] which considers noise, delay and energy/cycle. It has been observed that lower the common mode voltage, better are figure of merits as shown in figure 39.



<span id="page-53-0"></span>Figure 39 Figure of merit vs Common mode voltage

## <span id="page-54-0"></span>**5.3.2 Differential mode sweep**

It is interesting to see how the strong-arm latch comparator behaves with respect to delay and power or energy/cycle over different corners, when we are sweeping the differential input voltage.

## <span id="page-54-1"></span>**5.3.2.1 Delay**

The comparator was simulated across various process corners, temperatures, and supply voltages to analyze how these factors influence the comparator delay as shown in figure 40.

<span id="page-54-2"></span>

Figure 40 Delay vs differential input voltage at Vcm=0.4 V and Fclock=1 GHz

### <span id="page-55-0"></span>**5.3.2.2 Energy/Cycle**

The comparator was simulated across various process corners, temperatures, and supply voltages to analyze how these factors influence the comparator energy/cycle as shown in figure 40.



<span id="page-55-2"></span>Figure 41 Energy/Cycle vs differential input voltage at Vcm=0.4 V and Fclock=1 GHz

# <span id="page-55-1"></span>**5.4 Comparison between 28-nm BULK and 22-nm FDSOI technology**

To make a comparison between 28-nm BULK and 22-nm FDSOI technology, figure of merits was calculated which takes noise, energy/cycle and delay into account. Figure of merits are calculated for different corners, supply voltages and temperatures to see how these parameters affect the performance of strong-arm latch comparator.



<span id="page-56-0"></span>Figure 42 Comparison between 28-nm BULK and 22-nm FDSOI technology

# <span id="page-57-0"></span>**5.5 Comparison between different comparators**

To compare our strong-arm latch comparator with other comparators, a Figure of merit method proposed by Harijot in [20] was used which considers noise, energy/cycle and delay.



Table 1 comparison between state-of-the-art comparators

# <span id="page-57-1"></span>**5.6 Conclusion**

From the figure of merit calculation and benchmarking the designed comparator with different state of the art comparators, we can conclude that the strong-arm latch comparator is still a valid choice for GS/s Time-Interleaved SAR ADCs. One major advantage of the strong-arm latch comparator is that unlike other comparators, it does not consume static power and is thus suitable to be used as a fast, low power comparator for Time-Interleaved SAR ADCs with low to medium resolution ranging from 6 to 10 bits for moderate noise performance.

# **Chapter 6: Conclusion and future work**

<span id="page-58-0"></span>The 22-nm FD-SOI technology is better than the 28-nm Bulk technology in terms of gain and gain bandwidth product as we have seen in chapter 3 for a single transistor. Based on the simulations conducted on the strong-arm latch comparator in chapter no 4 and 5 across two different technologies 28-nm Bulk and 22-nm FD-SOI, the results clearly indicate that 22-nm FD-SOI technology is better than 28-nm Bulk technology in terms of both speed and power efficiency. Specifically, the figure of merit (FOM), which incorporates comparator noise, energy per cycle, and speed, demonstrates that the 22 nm FD-SOI technology is superior, particularly at low common mode voltages. This performance advantage is likely attributed to the inherent benefits of FD-SOI technology, including reduced parasitic capacitance and enhanced electrostatic control, leading to improved overall efficiency. FD-SOI technology typically exhibits lower leakage currents due to the presence of a thin buried oxide layer, leading to improved power efficiency. FD-SOI offers a steeper subthreshold slope, which results in better performance at reduced operating voltages. FD-SOI's ability to implement body biasing enables dynamic adjustment of the transistor threshold voltage, providing opportunities to optimize the performance-power trade-off. Therefore, it can be concluded that for applications requiring high-speed and low-power comparators, 22-nm FD-SOI technology offers significant advantages over the traditional 28-nm Bulk technology.

For future work, one potential avenue is to run an optimizer to further enhance the performance of the comparator. This optimization process could involve fine-tuning design parameters, such as transistor sizing, biasing conditions, and layout considerations, to achieve an even better trade-off between speed, power consumption, and noise performance. By refining these parameters, the comparator's efficiency and robustness can be maximized, making it more suitable for demanding applications.

Following the optimization, the next logical step would be to prepare for a tape-out.

# **References**

<span id="page-59-0"></span>[1] K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montijo, "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 ,um CMOS," in IEEE International Solid-State Circuits Conference, vol. 1, February 2003, pp. 318- 496.

[2] B. Murmann and B. E. Boser, Digitally Assisted Pipeline ADCs: Theory and Implementation. Springer, 2004.

[3] A. Papoulis, "Generalized sampling expansion," IEEE Trans. on Circuits and Systems, vol. 23, no. 11, pp. 652- 654, November 1977.

[4] J. J. Brown, "Multi-channel sampling of low-pass signals," IEEE Trans on Circuits and Systems, vol. 28, no. 2, pp. 101-106, February 1981.

[5] B. Murmann, "ADC Performance Survey 1997-2023 (ISSCC & VLSI Circuit Symposium) [Online]. Available: [https://github.com/bmurmann/ADC-survey.](https://github.com/bmurmann/ADC-survey)

[6] R. H. Walden, "Analog-to-digital converter survey and analysis," in IEEE Journal on Selected Areas in Communications, vol. 17, no. 4, pp. 539-550, April 1999, doi: 10.1109/49.761034.

[7] Black, W. and Hodges, D. (1980) 'Time interleaved converter arrays', 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers [Preprint]. doi:10.1109/isscc.1980.1156111.

[8] L. Sumanen, M. Waltari and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," in IEEE Journal of Solid-State Circuits, vol. 36, no. 7, pp. 1048- 1055, July 2001, doi: 10.1109/4.933460.

[9] C. Vogel, "The impact of combined channel mismatch effects in time-interleaved ADCs," in IEEE Transactions on Instrumentation and Measurement, vol. 54, no. 1, pp. 415-427, Feb. 2005, doi: 10.1109/TIM.2004.834046.

[10] N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," in IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 48, no. 3, pp. 261-271, March 2001, doi: 10.1109/81.915383.

[11] Mikael Gustavsson, J. Jacob Wikner, and Nianxiong Nick Tan. CMOS Data Converters for Communications. Kluwer Academic Publishers, Norwell, MA, USA, 2000. ISBN 0-7923-7780-x.

[12] B. Razavi, "Design Considerations for Interleaved ADCs," Solid-State Circuits, IEEE Journal of, vol. PP, no. 99, pp. 1–12, 2013.

[13] Behzad Razavi. Design of analog CMOS integrated circuits, second edition. McGraw-Hill Education, 2017. Isbn: 9780072524932

[14] B. Razavi and B.A. Wooley. "Design techniques for high-speed, high-resolution comparators". In: IEEE Journal of Solid-State Circuits 27.12 (1992), pp. 1916–1926. doi: 10.1109/4.173122.

[15] Behzad Razavi. "The StrongARM Latch [A Circuit for All Seasons]". In: IEEE Solid State Circuits Magazine 7.2 (2015), pp. 12–17. doi: 10.1109/MSSC.2015.2418155

[16] K. Bandla and D. Pal, "Strong-ARM Dynamic Latch Comparators: Design and Analyses on CAD Platform," SSRG international journal of electronics and communication engineering, vol. 11, no. 3, pp. 87–95, Mar. 2024, doi: [https://doi.org/10.14445/23488549/ijece-v11i3p109.](https://doi.org/10.14445/23488549/ijece-v11i3p109)

[17] J. Silva, D. Brito, G. Rodrigues, T. Rabuske, A. C. Pinto and J. Fernandes, "Methods for Fast Characterization of Noise and Offset in Dynamic Comparators," 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS), doi: 10.1109/NEWCAS50681.2021.9462744.

[18] Dutta, Sounak (2022): Design of a Strong-Arm Dynamic-Latch based comparator with high speed, low power and low offset for SAR-ADC. TechRxiv. Preprint. <https://doi.org/10.36227/techrxiv.21114433.v1>

[19] L. Chen, A. Sanyal, J. Ma, X. Tang and N. Sun, "Comparator common-mode variation effects analysis and its application in SAR ADCs," 2016 IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, Canada, 2016, pp. 2014- 2017, doi: 10.1109/ISCAS.2016.7538972.

[20] H. S. Bindra, J. Ponte and B. Nauta, "A 174μVRMS Input Noise, 1 GS/s Comparator in 22nm FDSOI with a Dynamic-Bias Preamplifier Using Tail Charge Pump and Capacitive Neutralization Across the Latch," 2022 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2022, pp. 1-3, doi: 10.1109/ISSCC42614.2022.9731728. ,

[21] M. van Elzakker et al., "A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s," IEEE JSSC, vol. 45, no. 5, pp. 1007–1015, May 2010.

[22] H. S. Bindra et al., "A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS with 0.4-mV Input Noise," IEEE JSSC, vol. 53, no. 7, pp. 1902-1912, July 2018.

[23] X. Tang et al., "An Energy-Efficient Comparator with Dynamic Floating Inverter Amplifier," IEEE JSSC, vol. 55, no. 4, pp. 1011-1022, April 2020.

[24] D. Schinkel et al., "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time," ISSCC, pp. 314–605, Feb. 2007.

[25] A.T. Ramkaj et al, "A 13.5-Gb/s 5-mV-Sensitivity 26.8-ps-CLK–OUT Delay TripleLatch Feedforward Dynamic Comparator in 28-nm CMOS," IEEE ESSCIRC, pp. 167-170, 2019.

<span id="page-60-0"></span>[26] B. Goll and H. Zimmermann, "A 65nm CMOS Comparator with Modified Latch to Achieve 7GHz/1.3mW at 1.2V and 700MHz/47μW at 0.6V," ISSCC, pp. 328-329, 200



# **Appendix: Comparator layout**

# **Appendix: MATLAB Model Code**

<span id="page-62-0"></span>First part of this code models ideal 4 channel Time interleave ADC!

Later on we introduce some offset error, gain error and skew mismatch to see how they effect the ideal 4 channel TI ADC performance!

```
clear all; 
clc; 
Fs=100e9; %sampling frequency
Ts=1/Fs; %sampling time
LFFT=100; %number of FFT points!
Tmax = (LFFT-1)*Ts;t=0:Ts:Tmax; % time vector
M=1; %First Bin.
%Fsig=1e9;
```
Fsig=M\*(Fs/LFFT); %signal frequency

fbin=Fs/LFFT; %bins frequency

**This corresponds to the frequencies represented by each bin in single sided spectrum.**

 $freq = fbin*(0:1:LFFT/2);$ 

**Enable following lines to disable error due to input offset error**

%  $VOS1 = 0$ ; %  $VOS2 = 0$ ; %  $VOS3 = 0$ ;  $% VOS4 = 0$ ;

**Enable following lines to enable error due to input offset error**

```
VOS1 = 0.023;VOS2 = -0.041;
VOS3 = 0.015;
VOS4 = -0.032;
```
#### **Enable following lines to disable gain mismatch**

 $A1 = 1;$  $A2 = 1;$  $A3 = 1;$  $A4 = 1;$ 

#### **Enable following lines to introduce gain mismatch**

%  $A1 = 1.04$ ; %  $A2 = 0.98$ ; %  $A3 = 1.0$ ; %  $A4 = 1.009$ ;

#### **Enable following line to disable timing mismatch**

 $dTS1 = 0;$  $dTS2 = 0;$  $dTS3 = 0;$  $dTS4 = 0;$ 

**Enable following line to enable timing mismatch**

%  $dTS1 = -1.297e-12;$ % dTS2 = -1.897e-12; %  $dTS3 = 1.497e-12;$ %  $dTS4 = -1.497e-12$ ;

**These below lines create time vector for each of the four interleave ADCs. Each starts at a different point in the sampling period to simulate time interleaving sampling.**

$$
t1 = 0:4*Ts:Tmax-3*Ts;
$$
  
\n
$$
t2 = Ts:4*Ts:Tmax-2*Ts;
$$
  
\n
$$
t3 = 2*Ts:4*Ts:Tmax-Ts;
$$
  
\n
$$
t4 = 3*Ts:4*Ts:Tmax;
$$

**This line generates the input signal (sine wave) with amplitude 1. which is an ideal signal.**

V ideal =  $sin(2*pi*Fsig*t);$ 

**v1 simulates the output of the first ADC channel, applying gain, time skew and offset to the input signal . similar expressions apply for v2,v3,v4 which are representing other ADC channels.** 

```
v1 = A1*sin(2*pi*Fsig*(t1+dTS1)) + VOS1;v2 = A2*sin(2*pi*Fsig*(t2+dTS2)) + VOS2;v3 = A3*sin(2*pi*Fsig*(t3+dTS3))+VOS3;
v4 = A4*sin(2*pi*Fsig*(t4+dTS4))+VOS4;
```
**This line reshapes the outputs from the 4 Channel ADC into a single vector. It interleaves the samples from each channel, mimicking the operation of a Time Interleave ADC.**

V\_TI=reshape([v1;v2;v3;v4], 1,LFFT);

**This operation here performs FFT of ideal signal and interleave signal to convert it from time domain to frequency domain and then do normalization by making the signal independent of number of FFT points!**

fft2  $ideal = fft(V ideal)/LFFT;$ 

fft2  $TI = fft(VTI)/LFFT;$ 

**This operation takes the first half of the FFT result, which is all you need due to the symmetric nature of the FFT of real signal.**

```
fft1 ideal = fft2 ideal(1:(LFFT/2)+1);
fft1 TI = fft2 TI(1:(LFFT/2)+1);
```
**The below operation doubles the amplitude of the frequencies excluding the DC and Fs/2 frequency in the single sided spectrum! this step compensate for the loss in the two sided spectrum! since fft result is symmetric the energy of each frequency component is spread accross both negative and positive frequencies! By doubling the ampliude of positive frequencies we effectively account for this energy and obtain a correct magnitude for each frequency component!**

```
fft1_ideal(2:end-1) = 2*fft1_ideal(2:end-1);
```

```
fft1 TI(2:end-1) = 2*fft1 TI(2:end-1);
```
**This operation is performed to get a value in dB**

fft1dB ideal =  $20*log10(abs(fft1-ideal));$ fft1dB  $TI = 20*log10(abs(fft1 TI));$ 

**This line calculates which index (position) in your FFT result corresponds to the frequecy of your input signal.**

```
% signal_index=round(M+1);
```
**Signal power is calculated based on the single sided FFT.**

```
Signal_power_TI= abs(fft1_TI(M+1))^2;
```

```
% Signal power ideal= abs(fft1 ideal(M+1))^2;
```
**This line calculates the total power of all frequencies in the output signal excluding the DC component which is at index 1. It does this by squaring magnitude of each frequency component (to get power) and summing these values up.**

```
Total_power_TI= sum(abs(fft1_TI(2:end)).^2);
```

```
% Total_power_Ideal= sum(abs(fft1_ideal(2:end)).^2);
```
**Total noise in case of ideal and interleave signal is calculated below to get a SNDR value later on.**

```
Total_Noise_TI= Total_power_TI-Signal_power_TI;
```
% Total\_Noise\_Ideal= Total\_power\_Ideal-Signal\_power\_ideal;

**Signal to noise and distortion ratio is calculated below in dB.** 

```
SNDR TI= 10* log10(Signal power TI/Total Noise TI)
```
% SNDR\_Ideal= 10\* log10(Signal\_power\_ideal/Total\_Noise\_Ideal)

```
% disp(['SNDR_dB =',num2str(SNDR_dB), 'dB']);
Effective number of bits calculated below based on the SNDR value!
```

```
ENOB_TI= (SNDR_TI-1.76)/6.02
 % ENOB_Ideal= (SNDR_Ideal-1.76)/6.02
% disp(F'ENOB = ',num2str(ENOB), ?);% figure (1);
% subplot(2,1,1);figure;
% stem (freq,fft1dB_ideal,Marker="none", BaseValue=-400);
```

```
% xlabel('Frequency [GHz]');
% ylabel('Input Signal');
% grid on;
hold on;
% subplot(2,1,2);
stem(freq,fft1dB_TI,Marker="none", BaseValue=-400);
xlabel('Frequency [Hz]');
ylabel('Output Signal Magnitude (dB)')
hold on;
```
#### grid on;

**Plot the error signal which is basically the difference between the output (interleave signal) and ideal signal.**

```
% figure(2);
```

```
q = V_TI-V_ideal;
```

```
% subplot(2,1,1);
```
**Plot the interleave signal.**

```
figure;
% subplot(2,1,1);% plot(t,V_ideal);
% hold on;
subplot(2,1,1);
plot(t,V_TI);
xlabel('time (s)');
ylabel('Amplitude (V) [output]');
grid on;
% hold on;
 subplot(2,1,2);
```
plot(t,q); xlabel('time (s)'); ylabel('Error voltage (V)'); grid on;