

This is a self-archived version of an original article. This version may differ from the original in pagination and typographic details.

Author(s): Roed, Ketil; Eriksen, Dag Oistein; Ceccaroli, Bruno; Martinella, Corinna; Javanainen, Arto; Reshanov, Sergey; Massetti, Silvia

Title: Isotopic Enriched and Natural SiC Junction Barrier Schottky Diodes under Heavy Ion Irradiation

Year: 2022

Version: Published version

Copyright: © Authors, 2022

Rights: CC BY 4.0

Rights url: <https://creativecommons.org/licenses/by/4.0/>

Please cite the original version:

Roed, K., Eriksen, D. O., Ceccaroli, B., Martinella, C., Javanainen, A., Reshanov, S., & Massetti, S. (2022). Isotopic Enriched and Natural SiC Junction Barrier Schottky Diodes under Heavy Ion Irradiation. *IEEE Transactions on Nuclear Science*, 69(7), 1675-1682.
<https://doi.org/10.1109/tns.2022.3173061>

Isotopic Enriched and Natural SiC Junction Barrier Schottky Diodes under Heavy Ion Irradiation.

Ketil Røed, Dag Øistein Eriksen, Bruno Ceccaroli, Corinna Martinella, *Member, IEEE*, Arto Javanainen, *Member, IEEE*, Sergey Reshanov, and Silvia Massetti

Abstract—The radiation tolerance of isotopic enriched and natural silicon carbide junction barrier Schottky diodes are compared under heavy ion irradiation. Both types of devices experience leakage current degradation as well as single event burnout events. The results were comparable, although the data may indicate a marginally lower thresholds for the isotopic enriched devices at lower LET. Slightly higher reverse bias threshold values for leakage current degradation was also observed compared to previously published work

Index Terms—Schottky diodes, silicon carbide, monoisotopic, heavy ion irradiation, single event effects, single event burnout, leakage current degradation

I. INTRODUCTION

SILICON carbide (SiC) is a wide bandgap semiconductor with favorable material properties for use in power electronics applications. In comparison to silicon, the higher breakdown electric field and thermal conductivity allows SiC devices to operate with higher blocking voltages and at higher temperatures [1], [2]. For SiC power devices such as high voltage Schottky diodes and metal oxide semiconductor field-effect transistors (MOSFETs), the build-up of heat can nevertheless lead to reduced material integrity and decreased device performance. The ability to transport heat is therefore an important factor to consider for further development of SiC devices. Studies have shown that isotopic enriched silicon

This work was supported in the frame of the General Support Technology Programme (GSTP) ESA.

The diodes in this study have been produced as part of the Optimal SiC subRate for Integrated Microwave and Power CircuitS (OSIRIS) project. OSIRIS received funding from the Electronic Component Systems for European Leadership Joint Undertaking (ECSEL JU) under grant agreement No. 662322. This JU received support from both the European Union's Horizon 2020 research and innovation program and the project participant's national states (France, Norway, Slovakia, and Sweden).

K. Røed is with the Department of Physics, University of Oslo, P.O. Box 1072 Blindern, 0316 Oslo, Norway (e-mail: ketil.roed@fys.uio.no).

Dag Ø. Eriksen is with Isosilicon AS, Rognelia 30, NO-4622 Kristiansand, Norway, and with the Department of Chemistry University of Oslo, P.O. Box 1072 Blindern, 0316 Oslo, Norway and (e-mail: d.o.eriksen@fys.uio.no).

B. Ceccaroli is with Isosilicon AS, Rognelia 30, NO-4622 Kristiansand, Norway (e-mail: br-c@online.no).

C. Martinella is with the Department of Physics, University of Jyväskylä, FI-40014 Jyväskylä, Finland, and with CERN Engineering Department, 1211 Geneva 23, Switzerland (e-mail: corinna.martinella@cern.ch).

A. Javanainen is with the Department of Physics, University of Jyväskylä, FI-40014 Jyväskylä, Finland and with the Electrical Engineering and Computer Science Department, Vanderbilt University, Nashville, TN 37235 USA (e-mail: arto.javanainen@jyu.fi).

S. Reshanov is with II-VI Kista AB (former Ascatron AB), Isafjordsgata 22, 165 40 Kista, Sweden (e-mail: Sergey.Reshanov@II-VI.com).

S. Massetti is with the ESA-ESTEC, Keplerlaan 1, 2201 AZ, Noordwijk, the Netherlands (e-mail: Silvia.Massetti@esa.int).

may be one possible way to improve thermal conductivity [3], [4], [5]. Similar results have also been demonstrated for SiC [6].

Silicon carbide is also an attractive material for power devices used in harsh environments such as space applications. However, SiC power devices are sensitive to particle radiation [7], [8], [9]. For devices biased in the off state, heavy ion irradiation may result in catastrophic failure such as single event burnout (SEB), or at voltages below the SEB threshold, leakage current degradation due to multiple single ion strikes. It is suggested that the degradation is caused by local heating effects leading to permanent physical modification of the SiC lattice [8], [10], [11].

Even though it has been shown that isotopic enriched SiC has better thermal conductivity than natural SiC, the consequence of this material property in the performance of electronic devices may be more complex to assess and interpret. Therefore, it is imperative to make electronic components also with pure isotopes and to test them in comparison with the standard devices. This work explores the radiation tolerance between SiC junction barrier Schottky (JBS) diodes manufactured with either natural SiC or isotopic pure SiC, i.e., $^{28}\text{Si}^{12}\text{C}$, when irradiated with heavy ions at LET-values in SiC of 7.7, 14.5, 25.3, and 49.0 MeV-cm²/mg. Leakage current degradation and SEB events were observed for both types of devices. The onset of degradation occurred at similar bias voltages for the two higher LET values. At the two lower LET-values, degradation was observed at marginally lower bias voltages for the isotopic enriched devices.

II. EXPERIMENTAL METHODS

A. Devices

The devices used for this study were 1.7 kV SiC junction barrier Schottky diodes provided by the Swedish company Ascatron AB (now II-VI Kista AB) – manufactured with either isotopic enriched SiC ($^{28}\text{Si}^{12}\text{C}$) or natural SiC. Both types use a 355 μm thick substrate of natural SiC manufactured by the Swedish company Norstel (now STMicroelectronics Silicon Carbide AB). On top of these substrates, the University of Linköping (LiU) has grown 100 μm thick epitaxial layers. The configuration of these layers are illustrated in Fig. 1 for the isotopic enriched wafer and in Fig. 2 for the natural wafer.

For one wafer the epitaxial layer was enriched with ^{28}Si - and ^{12}C -isotopes, and contained both the n+buffer and a 11.2 μm n-drift layer. On the second wafer an epitaxial layer of natural SiC was grown containing only the n+buffer. A 11.7 μm n-drift

11.2 μm (LiU)	$^{28}\text{Si}^{12}\text{C}$	n- epi
86.2 μm (LiU)	$^{28}\text{Si}^{12}\text{C}$	n+ epi
355.0 μm (Norstel)	Natural SiC	n+ substrate

Fig. 1. Layer configuration for isotopic enriched SiC wafer. Image not to scale.

11.7 μm (Ascatron)	Natural SiC	n- epi
100.1 μm (LiU)	Natural SiC	n+ epi
353.8 μm (Norstel)	Natural SiC	n+ substrate

Fig. 2. Layer configuration for natural SiC wafer. Image not to scale.

layer was then grown on top of the latter by Ascatron AB. The device active layers were grown by chemical vapor deposition (CVD). Growth occurred at elevated temperatures (1500 – 1700°C) with hydrogen as a carrier gas with precursors and dopants. Either silane (SiH_4) or trichlorosilane (TCS) were used as silicon precursor; as carbon precursor either ethene or propane were used. Nitrogen gas was used for n-doping. All p+ areas (anode and termination) were fabricated by Al implantation (at 500°C) and followed by high-temperature annealing (1650°C in Ar).

The diodes were provided as bare dies in two groups, 14 diodes of natural SiC (labelled *nI – nI4*), and 14 diodes (labelled *iI – iI4*) of isotopic pure SiC (^{28}Si and ^{12}C), see Fig. 3. The slightly darker structures seen inside the anode area



Fig. 3. Left: Box with bare die diodes, 14 natural SiC, and 14 mono-isotopic SiC. Right: Close up of 4 diodes, bottom right shows cathode/backside, the 3 others show anode/front side.

in the right image of Fig. 3, are PiN areas for surge current capability. Ascatron has provided diodes with two different configurations for the PiN areas, either a larger square area (configuration A), or 9 smaller rectangular areas (configuration B). For configuration B, two slightly different geometries were used. An overview of the different configurations are shown in Table I. Besides the visible central PiN areas, all diodes have PiN rings around the device edge of 10 μm width and several 8 μm feeders across, adding 620 000 μm^2 to the total PiN area. The fraction of the total PiN area to the total anode area is 20% for configuration A and B-1, and 28% for configuration B-2. P+-rings are used for electric field termination purposes

TABLE I
OVERVIEW OF PiN AREA GEOMETRIES FOR THE DIFFERENT CONFIGURATIONS.

Configuration	PiN geometry [μm^2]	Total PiN area [μm^2]	PiN area / anode area [%]
A	900 x 900	(620 000 + 810 000)	20
B-1	300 x 320	(620 000 + 864 000)	20
B-2	300 x 535	(620 000 + 1 444 500)	28




Fig. 4. The diodes were mounted directly on PCBs (cathode side down) using conductive silver epoxy. The anode side is connected to a nearby pad using three $\varnothing 25 \mu\text{m}$ aluminum bonding wires, each expecting to support approximately 0.75 A. The bonding wires are assumed to be sufficiently thin to disregard beam shadowing effects.

and placed outside the active area. They are floating and not participating in the current conduction. The active area of the diodes are protected by a 4 μm Al layer. Other relevant diode parameters are listed in Table II.

TABLE II
SPECIFICATIONS OF JBS SiC DIODES. THE BLOCKING VOLTAGE IS THE VOLTAGE AT WHICH THE REVERSE BIAS LEAKAGE CURRENT, I_R , IS EXPECTED TO BE LOWER THAN OR EQUAL TO 0.1 mA.

Parameter	Type/Conditions	Value
Blocking voltage	$I_R \leq 0.1 \text{ mA}$	1.7 kV
Forward current, I_F	$V_F = 1.8 \text{ V}$	20 A
Die size		3.3 x 3.3 mm ²
Anode contact size		2.7 x 2.7 mm ²
Epitaxial depth (n-drift)	isotopic / natural	11.2 / 11.7 μm
Termination width	Floating rings	150 μm
Polyimide passivation	PI2611	5.7 μm
Anode metallization	TiW / Al (100 %)	0.12 / 4.0 μm
Cathode metallization	Ti / Ni / Ag	0.06 / 0.5 / 1.0 μm
Polytype	4H-SiC	
Doping n-drift	natural	$7.7 \cdot 10^{15} \text{ cm}^{-3}$
Doping n-drift	isotopic	$7.5 \cdot 10^{15} \text{ cm}^{-3}$
Doping n+buffer	natural	$1.5 \cdot 10^{18} \text{ cm}^{-3}$
Doping n+buffer	isotopic	$1.2 \cdot 10^{18} \text{ cm}^{-3}$

B. Test setup

The devices were bonded on custom printed circuit boards (PCB) as shown in Fig. 4. Three boards with 8 diodes, one board with 4 diodes, and each board with an equal number of isotopic enriched and natural type devices. The diodes are separated by a minimum distance of 3 cm, and the PCB is coated with 16 μm of parylene to prevent electrical arcing.

A Keithley 2410 1100 V source measure unit (SMU) was used to source the bias voltage and to measure the current

of the diodes. The Keithley 2410 has a current limit of 1 A below 20 V and 20 mA between 20 V and 1100 V. A high current breakdown event would therefore bring the SMU into compliance at 20 mA. The connection from the SMU to a diode was established through two custom made high voltage relay boards. The Keithley's high side output was connected to the diode's anode side, while the low side return was connected to the diode's cathode side. A Raspberry Pi 4 was used to control the individual high voltage relays using another commercial add-on low voltage relay board. The terminals of all the diodes not under test are unconnected and floating. A schematic overview of the test setup is shown in Fig. 5. The Raspberry Pi was connected to the local area network




Fig. 5. Schematic overview of the measurement setup at RADEF. The setup was controlled remotely from Oslo.

and a remote connection to Oslo was established through a gateway. The measurements were controlled from Oslo due to the Covid-19 related travel restrictions at the time of testing.

To qualify the diodes for irradiation, their leakage currents were monitored for 96 hours at a reverse bias of -1000 V. Forward and reverse bias sweeps were performed before and after this test. Devices that showed significant changes in leakage current or sweep characteristics were disqualified for irradiation. The qualification measurements were performed at room temperature enclosed in an aluminum box.

C. Test conditions

The heavy ion irradiations were performed using the 16.3 MeV/n cocktail at the RADiation Effects Facility (RADEF) in the Accelerator Laboratory of the University of Jyväskylä [12]. The irradiations were performed at normal incidence to the device surface with the ion beam characteristics listed in Table III. A circular collimator (\varnothing 2 cm) was used to limit the beam size and expose only one device at the time. The devices were irradiated to a target fluence of 10^6 ions/cm², with fluxes ranging from 500 ions/(cm²-s) to 10000 ions/(cm²-s), adopted according to the device response. For all devices, forward and reverse bias sweeps were performed before irradiation and after each irradiation step. All measurements were performed at room temperature and in vacuum conditions. Fig. 6 shows one of the PCBs mounted in the RADEF vacuum chamber.

TABLE III
CHARACTERISTICS OF THE ION BEAMS USED AT RADEF. THE VALUES FOR AVERAGE LET AND PROJECTED RANGE ARE ESTIMATED USING [13], DESCRIBED IN [14]

Ion	Energy [MeV]	LET(SiC) @ surface [MeV-cm ² /mg]	Range in SiC [μ m]
⁴⁰ Ar ¹⁴⁺	657	7.7	177
⁵⁷ Fe ²⁰⁺	941	14.5	139
⁸³ Kr ²⁹⁺	1358	25.3	126
¹²⁶ Xe ⁴⁴⁺	2059	49.0	113




Fig. 6. Board 1 with 8 diodes mounted in the RADEF vacuum chamber.

Four devices, two of each type, were tested for each ion LET, starting at the lowest value. For each ion LET, the reverse bias was incremented in regular steps to identify the threshold for heavy ion leakage current degradation or SEB events. To further narrow down the threshold, the bias voltage step size was then reduced prior to reaching this value when testing the second device.

III. RESULTS

A. Leakage current degradation

Leakage current degradation was observed for both types of device for all LET-values.




Fig. 7. Example showing discrete heavy ion induced steps in the leakage current during irradiation at -450 V for devices *i1* and *i3* at an ion LET of 14.5 MeV-cm²/mg

Fig. 7 shows an example of discrete heavy ion induced steps for devices *i1* and *i3* exposed to an LET of 14.5 MeV-cm²/mg at -450 V.




Fig. 8. Change in heavy ion induced leakage current as a function of the reverse bias voltage applied during irradiation for isotopic enriched and natural type devices. Each point corresponds to an individual diode measurement. The values are normalized to the fluence and the Schottky area of the diodes. The target fluence for all runs were $1 \cdot 10^6$ ions/cm². However, a few runs reached a lower fluence due to device failure (e.g. SEB).

To further analyze the onset of degradation, Fig. 8 shows the change in leakage current ($\Delta I_R / (\Phi \times \text{area})$) as a function of reverse bias and LET. This is calculated by subtracting the current measured immediately before irradiation from the current measured immediately after irradiation (ΔI_R). To account for the small variation in PiN areas for some of the diodes and to any differences in beam exposure, the values are normalized to the Schottky area and fluence (Φ) for that run. The normalization to the area has a negligible influence on the results — the trend remained the same with or without the normalization.

No leakage current degradation was observed up to 300 V for any of the devices. That is, the measured current was similar before and after the irradiation. At 7 MeV-cm²/mg, a significant change was first observed at a reverse bias voltage of 450 V for the isotopic type and at 550 V for the natural type. A slightly lower threshold was also seen for the isotopic type at 14.5 MeV-cm²/mg. For the two higher LET values, the threshold was observed at the same reverse bias voltage for both types. The discrepancy in the two values measured for the isotopic type at 7.7 MeV-cm²/mg and -500 V is likely due to the low occurrence of ion induced leakage current degradation at this LET-value. No degradation step was observed for one of the devices at -500 V although a single step was seen for the same device at -450 V. Similarly, at 14.5 MeV-cm²/mg and -400 V, one of the two device did not experience any degradation for this or previous test conditions.

As also observed by others [10], [15] [16], the threshold for degradation is dependent on both the bias voltage and ion LET. The results are summarized in Fig. 9 where the reverse bias voltage at which degradation was first observed during

irradiation is plotted as a function of ion LET. While the results




Fig. 9. Reverse bias voltage at which degradation was first observed during irradiation as function of ion LET for isotopic enriched and natural type devices. Errorbars extend to the highest bias value at which no degradation was measured.

are comparable for both types of devices, the data may indicate a marginally lower threshold for leakage current degradation during irradiation for the isotopic enriched type at the two lower LET values.

B. Post-irradiation IV

Forward and reverse bias sweeps were performed after each irradiation step. For some devices a change in the IV-characteristics was observed although no leakage current degradation was detected during irradiation. An example can be seen in Fig. 10 for device *n3* at 14.5 MeV-cm²/mg.

While no leakage current degradation was seen during irra-




Fig. 10. Example showing reverse bias sweeps for device *n3* which was irradiated at an LET of $14.5 \text{ MeV-cm}^2/\text{mg}$. The values listed in the legend corresponds to the reverse bias voltages applied during the irradiation performed just before the IV-measurements. *Pre.irr.* refers to the IV-measurement performed before the device was irradiated. Two consecutive IV-measurements were performed after the -200 V run.

diation below -500 V , the reverse IV-curve deviates from the pre-irradiation measurement already after being irradiated at -400 V . For all devices where this behavior was seen, the IV-curve started to deviate at reverse bias values above or close to the value applied during irradiation. The deviation from the pre-irradiation measurement indicates that the devices may already have experienced minor degradation during the corresponding irradiation run, but that the heavy ion induced steps possibly were too small to be detected with the applied measurement setup.

Fig 11 shows for which reverse bias voltage applied during irradiation, a significant change was first seen in the post-irradiation IV-characteristics. The trend is similar to the data




Fig. 11. Reverse bias voltage (during irradiation) at which a significant change was observed in the post-irradiation IV-characteristics. The data is plotted as a function of ion LET for isotopic enriched and natural type devices. Errorbars extend to the highest bias value at which no degradation was measured.

shown in Fig. 9: decreasing threshold with increasing LET. On the other hand, the marginal difference seen between the isotopic type and the natural type at the two lower LET values is washed out.

Device *n3* experienced an SEB event during irradiation when exposed to -550 V . The post-irradiation IV-curve clearly shows how the reverse leakage current reached the 20 mA compliance level of the SMU. For some devices breakdown occurred already during the post-irradiation sweep. The combination of accumulated degradation during irradiation and the additional stress applied during a sweep to high bias values, may eventually cause the device to break down before reaching the nominal breakdown voltage. An example can be seen in Fig. 12 for device *i3* at $14.5 \text{ MeV-cm}^2/\text{mg}$. After the




Fig. 12. Example showing reverse bias sweeps for device *i3* which was irradiated at an LET of $14.5 \text{ MeV-cm}^2/\text{mg}$. The values listed in the legend corresponds to the reverse bias voltages applied during the irradiation performed just before the IV-measurements. *Pre.irr.* refers to the IV-measurement performed before the device was irradiated. Three consecutive IV-measurements were performed after the -450 V run.

device has been irradiated at -450 V the first post-irradiation sweep (labelled *a* in the figure) saturated at 0.1 mA due to an incorrectly set current limit of the SMU. When the current limit was removed, a clear step in the IV-curve is seen around 1050 V (*b*). A third sweep confirmed the breakdown both in the reverse and forward sweep.

Notice that device *n3* does not experience break down during the post-irradiation sweep — even after being irradiated at higher reverse bias voltages compared to device *i3*. In fact, the same behavior was also observed between the two other devices irradiated at $14.5 \text{ MeV-cm}^2/\text{mg}$: devices *n7* and *i1*. While the isotopic type devices broke down during the post-irradiation sweep, and therefore could not be used to further test for SEB, the natural type devices did not. Again, this may indicate that the isotopic devices are marginally more sensitive. A similar comparison could not be done for $7.7 \text{ MeV-cm}^2/\text{mg}$ due to the incorrect current limit only discovered when testing at $14.5 \text{ MeV-cm}^2/\text{mg}$, and consequently removed after this. It is in fact likely that this current limit allowed the devices tested at $7.7 \text{ MeV-cm}^2/\text{mg}$ to reach the appropriate condition to trigger an SEB. The current limit was only applied for the IV-measurements and not during irradiation.

C. SEB

Prior damage caused by leakage current degradation makes it difficult to evaluate the threshold for SEB [8], [10]. In this work SEB events were only observed for devices with minor




Fig. 13. Example of an SEB event for device i10 for an ion LET of 49.0 MeV-cm²/mg at -450 V.




Fig. 14. Example of significant increase in leakage current for device i11 for an ion LET of 49.0 MeV-cm²/mg at -450 V.

prior leakage current degradation, and where the devices did not break during the post-irradiation sweep. At low ion LET, typically only a few degradation steps were observed before an SEB event occurred. However, as the ion LET was increased, a significant increase in leakage current into the μA –mA range was observed, likely damaging the devices already before reaching the SEB threshold. Based on the measurements, suggested ranges for the SEB threshold are listed in Table IV. These ranges correspond to 26% – 35% of the devices’

enriched type at 7.7 MeV-cm²/mg. However, due to the testing methodology, focusing on leakage current degradation, any difference in SEB threshold could not be investigated for the higher LET values. Testing for SEB should therefore ideally be done with pristine devices, starting from a high bias and decreasing until SEBs are no longer observed. If post-irradiation IV-characteristics are required, an appropriate current limit should also be considered.

TABLE IV

RANGE FOR SEB THRESHOLD. THE HIGH-SIDE IS THE BIAS AT WHICH SEB WAS MEASURED, AND THE LOW-SIDE IS THE HIGHEST VALUE AT WHICH NO SEB WAS OBSERVED. THE RANGE IS BASED ON MEASUREMENTS OF THE SAME DEVICE, EXCEPT FOR THE POINT AT 49 MEV-CM²/MG. A DASH INDICATES THAT NO SEB WAS MEASURED FOR THIS LET.

	LET(SiC) [MeV-cm ² /mg]			
	7.7	14.5	25.3	49.0
n	550–600 V	500–550 V	-	-
i	500–550 V	-	-	450–500 V

blocking voltage, comparable to values reported in [16]. The 49.0 MeV-cm²/mg point is based on measurements with two pristine devices. One device (*i10*) was tested directly at a reverse bias of 500 V without any prior exposure. As can be seen in Fig. 13, an SEB was observed only a few seconds after the beam was turned on at a flux of 1000 ions/(cm²-s). Decreasing the reverse bias voltage, another device (*i11*) was then tested at 450 V. The measurement in Fig. 14 shows a rapid increase in the current immediately after the beam is turned on, before finally saturating just above 3 mA. These two measurement results indicates that the SEB threshold may lie in the range 450 – 500 V for the isotopic type at 49 MeV-cm²/mg. It should also be noted that although device *i11* reached the compliance level of the SMU above 600 V during the IV-measurement, the forward characteristics was still normal. Similar behavior was seen for several devices at the two higher LET values, and for repeated consecutive IV-measurements, indicating that a full breakdown has not occurred.

Similar to the leakage current degradation, the results may indicate a marginally lower SEB threshold for the isotopic

IV. DISCUSSION

There are two main observations in this work: first, while the results are comparable for both types of devices, the data may indicate marginally lower thresholds for the isotopic type at 7.7 MeV-cm²/mg and 14.5 MeV-cm²/mg; secondly, the threshold voltage for leakage current degradation appears to be slightly higher than previously published literature [16], [17].

For each ion LET, the data is based on only two devices. This is a clear limitation, which given the results make it difficult to form a confident conclusion. Nevertheless, the leakage current degradation rate is observed to be systematically higher for the isotopic pure devices for all LETs, although marginally. At 14.5 MeV-cm²/mg the results also indicate that the isotopic devices have become more susceptible to breakdown during post-irradiation IV-measurements. Again, the data is limited, but at least these different measurements are all in disfavor of the isotopic device.

There are minor differences in how the two types of devices are manufactured. The n-drift layers have been grown at two different facilities. While the breakdown voltage depends on both the thickness of the n-drift layer and its doping levels, the values are still relatively comparable between the two types. Also, the breakdown voltage is generally considered to increase with increasing n-drift layer thickness and decreasing doping. A slight decrease in doping level for the isotopic device and a slight increase in the n-drift thickness for the natural type may cancel out any difference.

In [17] it is also suggested that the degradation threshold is independent of device parameters, including the breakdown voltage and the epitaxial depth and doping density. Figure 1 in [17] shows a leakage current degradation plot for a wide range of rated breakdown voltage (600–1700 V) were all have




Fig. 15. Data from the measurements in this work are compared to data from work done by from Lauenstein et al. [16], Javanainen et al. [10], Johnson et al. [17], Kuboyama et al. [8], and Steffens et al. [18]. The values are estimated from the plots in [16], [17], and [18]. For [18], the data from UCL and GANIL are used – errorbars are not provided, and it is assumed that the data points corresponds to the onset of leakage current degradation. In [16] the values include similar errorbars to the data in this work, extending down to the highest voltage at which no leakage current degradation occurred. For the remaining works, the data are plotted as the average between the lowest voltage at which no leakage current degradation was observed and the lowest voltage at which leakage current degradation occurred.

similar thresholds. The thickness of the n-drift layer for the tested devices range from $3.7 \mu\text{m}$ to $14 \mu\text{m}$, and are in line with the isotopic and natural devices tested in this work. Similar results can also be seen in Figure 2 in [16] were both Schottky barrier diodes (SBD) and junction barrier diodes (JBS) were tested, and in [18] for 3 different Schottky diodes. The data from [17] — including therein also data from [10] and [8] — and from [16] and [18], are compared to the results in this work in Fig. 15.

For the measurement points at $49 \text{ MeV-cm}^2/\text{mg}$, the threshold voltages measured for the devices in this work are 100–150 V higher compared to previously published work. The trend is also slightly higher for the natural type at the lower LET values, expect maybe for the D3 device at around $6 \text{ MeV-cm}^2/\text{mg}$ in [18]. If the work in [17] suggests an independence on voltage rating, n-drift layer thickness and doping level, the higher threshold measured for this work may suggest another cause.

Carriers generated during an ion strike generate a uniform localized conductive path across the n-drift layer resulting in a resistive shunt across the device, and consequently power dissipation. As shown in [17] and [19], this low-resistance path is not a linear resistor over the entire drift region. A peak in the power density is seen near the contact region and where the n-drift layer meets the highly doped substrate. The peak in the electric field at the n-drift/n+ interface is also higher than the electric field required for avalanche breakdown, which generates additional carries that can contribute to device damage.

In [20], simulations shows that reducing the substrate doping level by a factor of two (from $5 \cdot 10^{18} \text{ cm}^{-3}$ to $2.5 \cdot 10^{18} \text{ cm}^{-3}$) can reduce the maximum temperature in the thermal transient following the ion impact. A decrease in doping level increases

the substrate resistance, which behaves like a resistance in series with the shunt resistance, and may therefore reduce the current flowing through the device. Both types of devices in this work have been manufactured with an additional $\sim 100 \mu\text{m}$ n+buffer layer with a doping level of $\sim 1 \cdot 10^{18} \text{ cm}^{-3}$, see Table II. This is different from many devices where the n-drift layer is usually grown directly on a highly doped substrate. Information about doping levels for commercial devices are not always available. Still, information from [20] and [11] suggests that the doping levels for the n+buffer in this work is on the lower side.

In [21] a study showed that the addition of a buffer layer between the n-drift layer and substrate of power DMOSFETs can improve a device’s SEB tolerance. Adding a buffer layer changes the electric field distribution, which results in a lower maximum electric field, and consequently a higher SEB breakdown voltage. The peak of the electric field shifts from the n-drift/n+buffer to the n+buffer/substrate interface. These two effects can be seen when comparing figures 1 and 2 in [21]. Quasi-stationary avalanche simulations also shows that the choice of buffer resistivity and thickness is important. It is suggested that an optimum value exist and that a too low or high resistivity and/or too thick or thin buffer layer is less effective. No specific values are given for the resistivity and buffer layer thickness in [21], but the figures suggest that the thickness is comparable to or a bit thinner than the n-drift layer.

A further improvement can be achieved by introducing a linear doped buffer layer as demonstrated through simulations in [22], where the doping concentration is changed linearly over a $10 \mu\text{m}$ buffer layer. This resulted in a lower peak electric field compared to a constant doping buffer layer.

The studies performed in [20], [21], and [22], show that the substrate doping and the design of the interface between the n-drift and substrate is important for the electric field power density distribution. While these studies focused on SEB, their results are also likely relevant for leakage current degradation. For the isotopic and natural type devices in this work, the n+buffer is a constant doping layer with a doping level of a few 10^{18} cm^{-3} . Figure 5 in [22], indicates that doping levels lower than 10^{17} cm^{-3} may be required to significantly alter the electric field distribution. Furthermore, the n+buffer in this study is thicker than in the above-mentioned studies. However, since the n-drift layer was manufactured in two different facilities, potential differences in the epi growth process may have resulted in different transient doping profile between the n-drift and n+buffer – effectively introducing a thinner buffer region potentially behaving as shown in [21] and [22]. Also, the interruption in the growth process for the natural device, where the n+buffer was grown at LiU and the n-drift layer was grown at Ascatron, may have introduced additional defects in the n+buffer/n-drift junction. While these difference may be small, they could play a role in explaining the difference observed between the natural and isotopic type devices. And the effect may be less pronounced at the higher LET value where the power densities quickly rises above the threshold for leakage current degradation. This may further point to the added and slightly lower doped n+buffer layer as the main

reason for the improved threshold compared to previously published work.

The ranges of the particle beams used in this study are comparable to the depth of the n+buffer/n+substrate interface. However, the resistance in the n+buffer is still significantly lower compared to the n-drift region. The electric field will therefore mainly be distributed across the $\sim 11 \mu\text{m}$ drift region where the ion track will induce the low resistance shunt – and where the ion LET will remain relatively constant. Charge deposited in the n+buffer region is likely of less importance.

V. CONCLUSION

Heavy ion irradiation has been performed on isotopic enriched and natural SiC JBS diodes. Both types of diodes experience leakage current degradation and SEB events. The results are comparable for both types of devices, although the data may indicate marginally lower thresholds for the isotopic type. The devices are manufactured with an additional n+buffer with slightly lower doping levels than usual for substrates; and the n-drift layer for the two types have been grown at two different facilities. This n+buffer and its interface to the n-drift layer may play a role in explaining the differences observed between the isotopic and natural types. It may also contribute to the slightly higher reverse bias threshold voltage measured compared to other works. With the current design and manufacturing process, we can conclude that a device with isotopic enriched SiC did not provide an evident advantage with respect to leakage current degradation and SEB, but that the importance of the n+buffer layer must be further studied.

ACKNOWLEDGMENTS

The authors would like to thank OSIRIS research consortium under ECSEL JU and particularly Ascatron AB (now II-IV Kista AB) among the consortium's partners for providing diodes and invaluable information. The help from the staff at Laboratory for electronics (ELAB) at the Department of Physics, UiO, with PCB design and bonding of diodes is greatly appreciated. Berget AS is acknowledged for performing the parylene coating of the diode PCBs. We would also like to thank the RADEF group at the Accelerator Laboratory of the University of Jyväskylä for their great support and for providing the opportunity to perform remote testing. The Norwegian Space Agency deserves acknowledgments for facilitating the collaboration and contract with the European Space Agency.

REFERENCES

- [1] A. Elasser and T. Chow, "Silicon carbide benefits and advantages for power electronics circuits and systems," *Proc. IEEE*, vol. 90, no. 6, pp. 969–986, Jun. 2002.
- [2] J. Millán, P. Godignon, X. Perpiñà, A. Pérez-Tomás, and J. Rebollo, "A Survey of Wide Bandgap Power Semiconductor Devices," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2155–2163, May 2014.
- [3] R. Kremer, K. Graf, M. Cardona, G. Devyatykh, A. Gusev, A. Gibin, A. Inyushkin, A. Taldenkov, and H.-J. Pohl, "Thermal conductivity of isotopically enriched 28Si: Revisited," *Solid State Commun.*, vol. 131, no. 8, pp. 499–503, Aug. 2004.
- [4] A. V. Gusev, A. M. Gibin, O. N. Morozkin, V. A. Gavva, and A. V. Mitin, "Thermal Conductivity of 28Si from 80 to 300 K," *Inorg. Mater.*, vol. 38, no. 11, pp. 1100–1102, 2002.

- [5] A. V. Inyushkin, A. N. Taldenkov, J. W. Ager, E. E. Haller, H. Riemann, N. V. Abrosimov, H.-J. Pohl, and P. Becker, "Ultrahigh thermal conductivity of isotopically enriched silicon," *J. Appl. Phys.*, vol. 123, no. 9, p. 095112, Mar. 2018.
- [6] B. Lundqvist, P. Raad, M. Yazdanfar, P. Stenberg, R. Liljedahl, P. Komarov, N. Rorsman, J. Ager, O. Kordina, I. Ivanov, and E. Janzén, "Thermal conductivity of isotopically enriched silicon carbide," in *Proc. 19th Workshop Thermal Invest. ICs Syst. (THERMINIC)*, Berlin, Germany, Sep. 2013, pp. 58–61.
- [7] S. Kuboyama, C. Kamezawa, Y. Satoh, T. Hirao, and H. Ohyama, "Single-Event Burnout of Silicon Carbide Schottky Barrier Diodes Caused by High Energy Protons," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2379–2383, Dec. 2007.
- [8] S. Kuboyama, C. Kamezawa, N. Ikeda, T. Hirao, and H. Ohyama, "Anomalous Charge Collection in Silicon Carbide Schottky Barrier Diodes and Resulting Permanent Damage and Single-Event Burnout," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3343–3348, Dec. 2006.
- [9] E. Mizuta, S. Kuboyama, H. Abe, Y. Iwata, and T. Tamura, "Investigation of Single-Event Damages on Silicon Carbide (SiC) Power MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. 61, no. 4, pp. 1924–1928, Aug. 2014.
- [10] A. Javanainen, K. F. Galloway, C. Nicklaw, A. L. Bosser, V. Ferlet-Cavrois, J.-M. Lauenstein, F. Pintacuda, R. A. Reed, R. D. Schrimpf, R. A. Weller, and A. Virtanen, "Heavy Ion Induced Degradation in SiC Schottky Diodes: Bias and Energy Deposition Dependence," *IEEE Trans. Nucl. Sci.*, vol. 64, no. 1, pp. 415–420, Jan. 2017.
- [11] A. F. Witulski, R. Arslanbekov, A. Raman, R. D. Schrimpf, A. L. Sternberg, K. F. Galloway, A. Javanainen, D. Grider, D. J. Lichtenwalner, and B. Hull, "Single-Event Burnout of SiC Junction Barrier Schottky Diode High-Voltage Power Devices," *IEEE Trans. Nucl. Sci.*, vol. 65, no. 1, pp. 256–261, Jan. 2018.
- [12] A. Virtanen, H. Kettunen, A. Javanainen, and M. Rossi, "RADiation Effects Facility at JYFL." [Online]. Available: <http://www.jyu.fi/accelerator/tradef>
- [13] A. Javanainen, "European component irradiation facilities cocktail calculator," 2015. [Online]. Available: <http://research.jyu.fi/tradef/ECIFcalc/index.html>
- [14] A. Javanainen, "A simple expression for electronic stopping force of heavy ions in solids," *Nucl. Instrum. Methods Phys. Res. B*, vol. 285, pp. 158–161, Aug. 2012.
- [15] C. Martinella, R. Stark, T. Ziemann, R. G. Alia, Y. Kadi, U. Grossner, and A. Javanainen, "Current Transport Mechanism for Heavy-Ion Degraded SiC MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. 66, no. 7, pp. 1702–1709, Jul. 2019.
- [16] J.-M. Lauenstein, M. C. Casey, R. L. Ladbury, H. S. Kim, A. M. Phan, and A. D. Topper, "Space Radiation Effects on SiC Power Device Reliability," in *2021 IEEE Int. Reliab. Phys. Symp. (IRPS)*, Mar. 2021, pp. 498–506.
- [17] R. A. Johnson, A. F. Witulski, D. R. Ball, K. F. Galloway, A. L. Sternberg, R. A. Reed, R. D. Schrimpf, M. L. Alles, J. Lauenstein, A. Javanainen, A. Raman, P. S. Chakraborty, and R. R. Arslanbekov, "Unifying concepts for ion-induced leakage current degradation in silicon carbide schottky power diodes," *IEEE Trans. Nucl. Sci.*, vol. 67, no. 1, pp. 135–139, 2020.
- [18] M. Steffens, S. K. Höffgen, T. Kündgen, E. Paschkowski, M. Poizat, and D. Wölk, "Single event sensitivity and de-rating of SiC power devices to heavy ions and protons," in *Radiation Effects Data Workshop, RADECS 2019*, Montpellier, France, Sep. 2019. [Online]. Available: <http://publica.fraunhofer.de/documents/N-572145.html>
- [19] D. R. Ball, K. F. Galloway, R. A. Johnson, M. L. Alles, A. L. Sternberg, B. D. Sierawski, A. F. Witulski, R. A. Reed, R. D. Schrimpf, J. M. Hutson, A. Javanainen, and J.-M. Lauenstein, "Ion-Induced Energy Pulse Mechanism for Single-Event Burnout in High-Voltage SiC Power MOSFETs and Junction Barrier Schottky Diodes," *IEEE Trans. Nucl. Sci.*, vol. 67, no. 1, pp. 22–28, Jan. 2020.
- [20] C. Abbate, G. Busatto, P. Cova, N. Delmonte, F. Giuliani, F. Iannuzzo, A. Sansaverino, and F. Velardi, "Analysis of Heavy Ion Irradiation Induced Thermal Damage in SiC Schottky Diodes," *IEEE Trans. Nucl. Sci.*, vol. 62, no. 1, pp. 202–209, Feb. 2015.
- [21] S. Liu, J. L. Titus, and M. Boden, "Effect of Buffer Layer on Single-Event Burnout of Power DMOSFETs," *IEEE Trans. Nucl. Sci.*, vol. 54, no. 6, pp. 2554–2560, Dec. 2007.
- [22] Y. Jia, H. Su, R. Jin, D. Hu, and Y. Wu, "Simulation study on single event burnout in linear doping buffer layer engineered power VDMOSFET," *J. Semicond.*, vol. 37, no. 2, p. 024008, Feb. 2016.